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PREFACE 
Before you venture further into the realm of equations and circuit diagrams, 
we would like to take the opportunity to say a few words about this report. 
This master’s thesis is the ultimate culmination of 4.5 years studies in 
Engineering Nanoscience at Lund University. The background of the thesis is a 
project work in the nanoelectronics course at LTH, of which the main findings 
of were used as a starting point.  
One of the main purposes of the thesis is to build a theoretical foundation for 
nanowire device characterization, in the spirit of the work on nanowires, 
performed at the Nanometer Structure Consortium in Lund. Measurements 
on some test devices were expected, but this did not come into fruition due to 
immature processing technology. 
At the start of the work, the idea was to design a range of different test 
circuits based on nanowire transistors. However, the project evolved into a 
more focused enterprise, encompassing modelling, simulation and 
optimization of a ratioed logic inverter.  
During the course of the project, knowledge from multiple areas was applied 
in order to solve the multitude of problems encountered. In addition, different 
bits of code developed during the course of the project, converged into a large 
software suite, automating large parts of the project. Although many long 
nights were devoted to, the work was deemed rewarding and interesting.  
The authors would like to acknowledge the support of Professor Lars-Erik 
Wernersson and Professor Peter Nilsson, our supervisors for this project. 
Thanks are also extended to the participants in the nanowire group meetings 
and Wireless With Wires (WWW) meetings for their input and support. 
Finally, the authors would like to take the opportunity to thank their 
respective families and friends for their undying support during the ordeals, 
encountered during the writing of this thesis. 
 
Live long and prosper, 
     
    Martin Berg & Kristofer Jansson 
    Lund, december 2009 
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ABSTRACT 
Automated modelling and optimization of a ratioed logic inverter utilizing 
nanowire-based transistors 
The continuing trend of electronic miniaturization is approaching a critical 
limit for conventional silicon based technology. Transistors based on 
nanowires are an interesting concept that might extend this trend deeper into 
the nano-scale domain. In this work, the usage of nanowire-based transistors 
is studied in the context of digital circuit design. 
The authors propose a complete workflow from measurement, through 
transistor modelling and circuit simulation to an optimized inverter design. 
This workflow is realized in the form a software suite, developed for this 
purpose. By implementing intelligent algorithms and extraction methods, this 
allows the workflow to be highly automated, reducing the time needed for a 
complete analysis from weeks to a matter of minutes. 
A modified MOSFET model is introduced based on the proper deep-submicron 
MOSFET model. By adding a series resistance and introducing a dependence 
on the nanowire quantity in addition to neglecting the channel length 
modulation, the Jansson-Berg model is defined. The model is implemented 
into the software and an acceptable correspondence to measurement data is 
achieved. To simulate the parasitic capacitances in the transistor design, a 
model consisting of 21 separate capacitances is derived. 
The Jansson-Berg model is analysed in the application of simulating an 
inverter. Due to the unavailability of p-type transistors, a ratioed logic design 
is proposed, utilizing only n-type transistors. As an exact analytical solution of 
the circuit performance is nearly impossible, it is concluded that series 
solutions are necessary. Although simplifications are made, the analytical 
solutions achieve a good correspondence to a purely numerical analysis. 
Finally, the transistor design is optimized based on the energy-delay product. 
This is done intelligently, by testing about 300 million transistor designs, 
bound by specified design rules. Based on this large data set, it is concluded 
that further downscaling is advisable. 
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Automatiserad modellering och optimering av en inverterare med 
nanotrådstransistorer 
Trenden för miniatyrisering av mikroelektronik närmar sig gränsen för vad 
som är möjligt att uppnå med konventionell kiselteknologi. En teknik, med 
potential att pressa utveckling mot allt mindre komponenter, är 
nanotrådstransistorer. I detta examensarbete studeras implementering av 
dessa transistorer i digitala kretsar.   
En fullständig analys av en krets innebär flera påföljande steg, innefattande 
mätning, transistormodellering, kretssimulering och slutligen optimering. 
Författarna föreslår ett arbetsflöde, där de olika delarna sammanställs i form 
en egenutvecklad programvara. Genom implementering av intelligenta 
algoritmer och extraktionsmetoder är det möjligt att automatisera dessa 
processer och därigenom minska arbetsbördan för en komplett analys, från 
veckor till en fråga om minuter.  
En modell för karakteriseringen av nanotrådstransistorerna implementeras 
genom modifiering av en enkel MOSFET-modell. Modellen modifieras för att 
inkorporera serieresistans och försumma kanallängdsmodulation samt att ett 
beroende på antalet nanotrådar införs. Genom implementering i mjukvaran 
av en automatiserad modellering, kan en god överensstämmelse erhållas 
mellan mätdata och modell. För att få en simulera de parasitiska 
kapacitanserna i transistordesignen, tas en modell fram som består av 21 st. 
separata parasitiska element. 
Transistormodellen används för att numeriskt och analytiskt studera en 
prestanda för en digital inverterare. Eftersom inga transistorer av p-typ finns 
att tillgå, används en kvotbaserad logik, bestående av enbart transistorer av n-
typ. En exakt tidsanalytisk lösning av en sådan inverterare är i princip omöjlig 
och därför är serieutvecklingar nödvändiga. Även om detta är en grov 
förenkling, föreligger en god överensstämmelse mellan den analytiska och 
numeriska analysen. 
Slutligen optimeras transistordesignen utifrån produkten mellan 
energiförbrukning och kvadrerad stegfördröjning. Detta utförs med hjälp av 
en intelligent algoritm som under projektets gång testat omkring 
trehundramiljoner olika transistordesigner. Från denna stora datamängd dras 
slutsatsen att ytterligare nedskalning av transistordesignen är fördelaktig.  
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Automatisierte Modellierung und Optimierung eines Nicht-Gatter basiert auf 
Nanodraht-Transistoren 
In dieser Arbeit wurde die Verwendung von Nanodraht-basierten 
Transistoren, im Zusammenhang digitalen Schaltung, untersucht. Die Autoren 
vorschlagen einen kompletten Arbeitsablauf von der Messung, durch die 
Transistor-Modellierung und Schaltungssimulation, zu einem optimierten 
Wechselrichterdesign. Dieser Arbeitsablauf ist in der Form eines 
Computerprogramms realisiert, für diesen Zweck entwickelt. Ein einfaches 
MOSFET-Modell wurde verwendet, um eine analytische Lösung der Schaltung 
zu erwerben. Obwohl die Lösung vereinfacht ist, eine gute Entsprechung zu 
einer numerischen Analyse erreicht ist. Eine Optimierung erfolgt, basiert vom 
Energie-Laufzeit Produkt, und der Rückschluss wird gezogen, dass weitere 
Verkleinerung ratsam ist. 
 
La Modélisation et l'Optimisation Automatique d'un Fonction-NON 
Utilisation de Nanofils à base de Transistors 
Dans ce travail, l'utilisation de nanofils à base de transistors est étudiée dans 
le cadre de la conception de circuits numériques. Les auteurs proposent un 
flux de travail complet de la mesure, par la modélisation et la simulation de 
circuits à transistors à une conception optimisée de l'onduleur. Ce flux de 
travail est réalisé sous la forme d'une suite logicielle, développé à cet effet. Un 
modèle MOSFET simple a été utilisée en vue d'acquérir une solution 
analytique de la performance du circuit. Même si la solution n'est pas exacte, 
une bonne correspondance à une analyse chiffrée est atteinte. Le processus 
d'optimisation se fait sur la base de l'énergie-produit de retard et il est conclu 
que davantage de réduction d'échelle est souhaitable. 
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ABBREVIATIONS AND SYMBOLS 
Abbreviations 
DSMM – Deep SubMicron Model 
EDP – Energy-Delay product 
FET – Field-Effect Transistor 
HC – Half-circle 
MOSFET – Metal-Oxide-Semiconductor Field-
Effect-Transistor 
NWFET – NanoWire Field Effect Transistor 
PDN – Pull-Down Network 
PDP – Power-Delay product 
PDSMM – Proper Deep SubMicron Model 
PP – Parallel-plate 
SW – Side-wall 
VTC – Voltage Transfer Characterization 
WIGFET – Wrapped-Insulator-Gate Field-Effect  
Latin symbols 
𝐴𝐴 –  Plate capacitor 
area 
𝐴𝐴𝑛𝑛  –  Optimization 
parameter 
𝛽𝛽 –  Noise factor 
𝐶𝐶𝐷𝐷𝐷𝐷  –  Drain-Source 
capacitance 
𝐶𝐶𝐷𝐷𝐷𝐷,𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ,𝑥𝑥  –  Drain-Source 
edge capacitance 
(x) 
𝐶𝐶𝐷𝐷𝐷𝐷,𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ,𝑦𝑦  –  Drain-Source 
edge capacitance 
(y) 
𝐶𝐶𝐷𝐷𝐷𝐷,𝑝𝑝𝑝𝑝  –  Drain-Source 
overlap 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷  –  Gate-Drain 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ,𝑥𝑥  –  Gate-Drain edge 
capacitance (x) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ,𝑦𝑦  –  Gate-Drain edge 
capacitance (y) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓𝑓𝑓𝑓𝑓  –  Gate-Drain fringe 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑥𝑥  –  Gate-Drain fringe 
capacitance (x) 
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𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑦𝑦  –  Gate-Drain fringe 
capacitance (y) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑝𝑝𝑝𝑝  –  Gate-Drain 
overlap 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒  –  Gate-Drain wire 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒 ,𝑥𝑥  –  Gate-Drain wire 
capacitance (x) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒 ,𝑦𝑦  –  Gate-Drain wire 
capacitance (y) 
𝐶𝐶𝐺𝐺𝐺𝐺  –  Gate-Electrode 
capacitance 
𝐶𝐶𝐺𝐺𝐺𝐺,𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ,𝑓𝑓  –  Gate-Electrode 
edge capacitance 
𝐶𝐶𝐺𝐺𝐺𝐺,𝑓𝑓𝑓𝑓𝑓𝑓  –  Gate-Electrode 
fringe capacitance 
𝐶𝐶𝐺𝐺𝐺𝐺,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑓𝑓  –  Gate-Electrode 
fringe capacitance 
(r) 
𝐶𝐶𝐺𝐺𝐺𝐺,𝑝𝑝𝑝𝑝  –  Gate-Electrode 
overlap 
capacitance 
𝐶𝐶𝐺𝐺𝐺𝐺,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒  –  Gate-Electrode 
wire capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷  –  Gate-Source 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ,𝑥𝑥  –  Gate-Source edge 
capacitance (x) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑒𝑒𝑒𝑒𝑒𝑒𝑒𝑒 ,𝑦𝑦  –  Gate-Source edge 
capacitance (y) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓𝑓𝑓𝑓𝑓  –  Gate-Source 
fringe capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑥𝑥  –  Gate-Source 
fringe capacitance 
(x) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑦𝑦  –  Gate-Source 
fringe capacitance 
(y) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑝𝑝𝑝𝑝  –  Gate-Source 
overlap 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒  –  Gate-Source wire 
capacitance 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒 ,𝑥𝑥  –  Gate-Source wire 
capacitance (x) 
𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒 ,𝑦𝑦  –  Gate-Source wire 
capacitance (y) 
𝐶𝐶𝑓𝑓𝑛𝑛𝑝𝑝𝑖𝑖𝑖𝑖  –  Input capacitance 
𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  –  Load capacitance 
𝐶𝐶𝑁𝑁 –  Effective noise 
capacitance 
𝐶𝐶𝑙𝑙𝑥𝑥  –  Gate-oxide 
capacitance 
𝐶𝐶𝑝𝑝𝑙𝑙𝑓𝑓𝑙𝑙𝑝𝑝𝑓𝑓𝑖𝑖𝑓𝑓𝑝𝑝  –  Parasitic 
capacitance 
𝐶𝐶𝑝𝑝𝑝𝑝  –  Overlap 
capacitance 
𝐶𝐶𝜋𝜋  –  Half-circle fringe 
capacitance 
𝐶𝐶𝑝𝑝𝑤𝑤  –  Sidewall 
capacitance 
𝐶𝐶𝑖𝑖𝑙𝑙𝑝𝑝 ,𝑖𝑖𝑙𝑙𝑝𝑝  –  Top-to-top 
capacitance 
𝑒𝑒 –  Plate capacitor 
distance 
  
xiii 
𝑒𝑒𝐷𝐷𝐷𝐷  –  Drain to source 
distance 
𝑒𝑒𝐺𝐺𝐷𝐷  –  Gate to drain 
distance 
𝑒𝑒𝐺𝐺𝐺𝐺  –  Gate to electrode 
distance 
𝑒𝑒𝐺𝐺𝐷𝐷  –  Gate to source 
distance 
𝐺𝐺 –  Electron energy 
𝐺𝐺𝐶𝐶  –  Conduction band 
energy 
𝐺𝐺𝐹𝐹  –  Fermi energy 
𝐺𝐺𝑣𝑣,𝑛𝑛  –  Energy level in 
valley 
𝑓𝑓𝐷𝐷 –  Simulation data 
𝑓𝑓𝐷𝐷 –  Measurement 
data 
𝑒𝑒𝑚𝑚  –  Process 
transconductance 
𝑒𝑒𝑣𝑣  –  Valley degeneracy 
𝐻𝐻 –  Electrode height 
difference 
𝐻𝐻𝐺𝐺 –  Electrode height 
ℎ –  Planck’s constant 
𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  –  Load transistor 
current 
𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁  –  PDN transistor 
current 
𝑘𝑘 –  Gain factor 
𝑘𝑘𝐵𝐵 –  Boltzmann’s 
constant 
𝑘𝑘′ –  Process 
transconductance 
parameter 
𝐿𝐿 –  Gate height 
𝐿𝐿𝑒𝑒𝑓𝑓𝑓𝑓  –  Effective gate 
height 
𝑙𝑙 –  Unit cell width 
𝑙𝑙𝑥𝑥  –  Unit cell width (x) 
𝑙𝑙𝑦𝑦  –  Unit cell width (y) 
𝑀𝑀𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  –  Load transistor 
symbol 
𝑀𝑀𝑃𝑃𝐷𝐷𝑁𝑁  –  PDN transistor 
symbol 
𝑚𝑚 –  Miller effect index 
𝑚𝑚𝑒𝑒 ,𝑣𝑣 –  Effective mass 
𝑁𝑁0 –  1-D density of 
states 
substitution 
𝑁𝑁𝐶𝐶  –  Effective density 
of states 
𝑁𝑁𝐷𝐷  –  Donor 
concentration 
𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  –  Number of 
nanowires in load 
transistor 
𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁  –  Number of 
nanowires in pull-
down transistor 
𝑛𝑛 –  Electron carrier 
concentration 
𝛰𝛰 –  Higher order 
terms 
𝑃𝑃𝐴𝐴  –  Average power 
dissipation 
𝑄𝑄 –  Simulation quality 
𝑞𝑞 –  Elementary 
charge 
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𝑅𝑅 –  Nanowire radius 
𝑅𝑅𝑝𝑝 –  Series resistance 
𝐷𝐷 –  Space between 
electrodes 
𝑇𝑇 –  Temperature; 
Thickness 
𝑇𝑇′  –  Conformal 
mapping 
thickness 
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑓𝑓𝑓𝑓𝑓𝑓  –  Gate-Electrode 
fringe thickness 
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑓𝑓  –  Gate-Electrode 
fringe thickness 
(r) 
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤𝑓𝑓𝑓𝑓𝑒𝑒  –  Gate-Electrode 
wire thickness 
𝑖𝑖 –  Time 
𝑖𝑖𝑙𝑙𝑥𝑥  –  Gate oxide 
thickness 
𝑣𝑣𝑝𝑝𝑙𝑙𝑖𝑖  –  Saturation 
velocity 
𝑉𝑉𝐶𝐶 –  Critical voltage 
𝑉𝑉𝐷𝐷𝐷𝐷  –  Supply voltage 
𝑉𝑉𝐷𝐷𝐷𝐷  – Gate-Source 
voltage 
𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇  –  Saturation voltage 
𝑉𝑉𝐺𝐺𝐷𝐷  – Gate-Source 
voltage 
𝑉𝑉𝐼𝐼𝐻𝐻  –  Input-High 
voltage 
𝑉𝑉𝑓𝑓𝑛𝑛  –  Input voltage 
𝑉𝑉𝐼𝐼𝐿𝐿 –  Input-Low voltage 
𝑉𝑉𝑁𝑁 –  Thermal noise 
voltage 
𝑉𝑉𝑂𝑂𝐻𝐻  –  Output-High 
voltage 
𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖  –  Output voltage 
𝑉𝑉𝑂𝑂𝐿𝐿  –  Output-Low 
voltage 
𝑉𝑉𝑇𝑇 – Threshold Voltage 
𝑊𝑊 –  Nanowire 
diameter 
𝑊𝑊𝐺𝐺  –  Electrode width 
𝑊𝑊𝑂𝑂  –  Electrode overlap 
Greek symbols 
𝛼𝛼 –  WIGFET structural 
parameter 
𝛼𝛼∗ –  Voltage 
independent 
𝛼𝛼-parameter 
β –  Noise factor 
𝛾𝛾 –  WIGFET empirical 
parameter 
𝜀𝜀0 –  Permittivity of 
free space 
𝜀𝜀𝑒𝑒𝑓𝑓𝑓𝑓  – Effective 
permittivity 
𝜀𝜀𝐺𝐺𝐺𝐺  –  Gate-Electrode 
spacer relative 
permittivity 
𝜀𝜀𝐺𝐺𝐷𝐷  –  Gate-Source 
spacer relative 
permittivity 
𝜀𝜀𝑓𝑓  –  Insulator relative 
permittivity 
  
xv 
𝜂𝜂 –  Empirical voltage 
dependent 
parameter 
𝜆𝜆 –  Channel length 
modulation 
𝜆𝜆𝑗𝑗  –  WIGFET structural 
parameter 
𝜆𝜆𝑗𝑗
∗ –  Voltage 
independent 
𝜆𝜆𝑗𝑗 -parameter 
𝜇𝜇 –  Field-dependent 
mobility  
𝜇𝜇0 –  Mobility 
𝜉𝜉 –  Elliptical mapping 
scaling parameter  
𝜌𝜌𝑗𝑗  –  WIGFET empirical 
parameter 
σ –  Jansson-Berg 
region-
independent 
substitution 
𝜎𝜎𝐿𝐿 –  Jansson-Berg 
linear region 
substitution 
𝜎𝜎𝐷𝐷  –  Jansson-Berg 
saturation region 
substitution 
𝜏𝜏 –  Delay time 
coefficient 
𝜏𝜏0→1 –  Low-to-high delay 
𝜏𝜏1→0 –  High-to-low delay 
𝜏𝜏𝑝𝑝  –  Propagation delay 
𝜑𝜑𝑚𝑚  –  Metal work 
function 
𝜑𝜑𝑚𝑚𝑝𝑝  –  Work function 
difference 
𝜑𝜑𝑝𝑝  –  Semiconductor 
work function 
𝜑𝜑𝑖𝑖ℎ  –  Thermal voltage 
𝜒𝜒 –  WIGFET empirical 
parameter 
𝜒𝜒𝑚𝑚  –  Metal electron 
affinity 
𝜒𝜒𝑝𝑝  –  Semiconductor 
electron affinity 
𝜓𝜓𝑇𝑇  –  Threshold point 
surface potential 
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Part I INTRODUCTION 
1.1 Background 
In the last decades, an ever-increasing transistor integration density has been 
observed. This development has led to great achievements in electrical 
engineering, such as the personal computer and the cell phone. There are 
however clear indications that the ongoing scaling of silicon-based electronics 
may come to a halt.  
To overcome the problems that are facing the electronic industry, new and 
innovative solutions are needed. Some proposals are based on changes of 
transistor materials, e.g. going from silicon to high mobility III/V-materials, 
such as indium arsenide. One other major revolution is approaching sizes 
where quantum mechanical effects are prominent. Nanowires are an 
interesting concept since it incorporates both of these two concepts and much 
advancement have already been done in this field.  
It is important to have models of high quality, in order to characterize 
nanowire devices, since it provides an insight into what benefits can be 
expected in the future. Using conventional figures of merits, derived from the 
models, also allows benchmarking against competing technologies.  
1.2 Workflow 
During the course of the project, a highly automated workflow is devised. The 
workflow encompasses all steps from device manufacture, via device 
simulation and optimization back to the manufacturing of a new device. This 
workflow is illustrated in Figure 1. 
Device manufacture and measurements are out of the scope of this thesis, but 
full automation of steps 3-6, by the development of specialized software is 
one of the main goals. This means that the only bottleneck for completing a 
full cycle is in the device manufacture and measurements. The result is that 
valuable person-hours of work can be allocated to more relevant tasks than 
routine and tedious modelling and optimization. The final step of the software 
suite is the output of a full modelling report and a proposal of a new 
optimized design, possibly to be put to the test at the next device 
manufacture. 
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Figure 1 – Proposed workflow, from device manufacture to report generation. All steps excluding 1 and 2 
are implemented in the developed software and are highly automated. 
1.3 Structure 
The report is divided into three main parts. The first section consists of 
transistor characterization, in which the transistor layout is described as well 
as the theory behind the modelling. This is followed by methodology and 
results of the modelling section. In the second main part, the transistors are 
implemented in an inverter utilizing ratioed logic. Timing analysis is performed 
and the problems with parasitic capacitances and resistances are addressed. 
Finally, optimization of the device is done and an analysis of what can be 
expected from a future downscaling of the devices will be presented.  
In order to provide the necessary tools for transistor modelling and circuit 
optimization, a computer application is developed. It features the ability to 
load transistor measurement data as provided from the measurement setups. 
By using a number of simple controls, it is possible to obtain full transistor 
characterization based on a range of different MOSFET models. Additionally, 
the software features the ability to simulate and optimize a ratioed logic 
inverter utilizing the previously characterized transistors. 
1. Device
manufacture
2. 
Measurement
3. Modelling
4. Circuit 
simulation
5. 
Optimization
6. Report
  
3 
Figure 2 – A WIGFET consisting of a 
single nanowire. 
Part II THE NWFET 
2.1 Transistor structure 
The transistor that is being studied in this 
thesis is based on the Wrapped Insulated 
Gate Field Effect Transistor (WIGFET). Unlike 
the conventional planar MOSFET, this 
transistor has a vertical structure utilizing a 
nanowire as channel.  
2.2 Nanowire 
The nanowire consists of a semiconductor 
material, often utilizing high-mobility III/V-
materials such as indium arsenide (InAs). The 
diameter of the nanowire is in the range of 
tens of nanometres and thus well in the 
realm of nanotechnology. In reality, the 
nanowire has a hexagonal cross-section area, 
but it is often approximated as being of a 
cylindrical shape. 
2.2.1 Growth 
Nanowires are often grown using standard epitaxial growth techniques, with 
the help of a catalytic seed particle. The seed particle is positioned with the 
aid of electron beam lithography, which allows for placement with a high 
resolution. The size of the seed particle determines the diameter of the 
nanowire, while the length is controlled by the growth time.  
2.2.2 Field-dependent mobility 
Since the nanowire acts as a MOSFET channel, is preferred to have a high 
mobility. In short channel devices, the mobility is highly dependent on the 
electrical field along the wire. In addition, it directly influences the current 
levels and the onset of saturation. It should be noted that this saturation is 
strictly due to velocity saturation, which is described in section 2.2.3.  
The field-dependent mobility is often used in physical models describing the 
DC-characteristics of transistors. In more simple models however, it is 
sufficient to use the mobility at zero bias, 𝜇𝜇0.  
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The field-dependent mobility, 𝜇𝜇, is given by the equation below: 
𝜇𝜇 = 𝜇𝜇0 �1 + 𝜇𝜇0𝑉𝑉𝐷𝐷𝐷𝐷𝑣𝑣𝑝𝑝𝑙𝑙𝑖𝑖 𝐿𝐿 �−1  (1) 
In the above expression, 𝑣𝑣𝑝𝑝𝑙𝑙𝑖𝑖  is the saturation velocity, 𝐿𝐿 the effective channel 
length and 𝑉𝑉𝐷𝐷𝐷𝐷  the drain to source voltage (the end terminals of the 
nanowire). From now on, the effective channel length is assumed equal to the 
height of the gate electrode. In Figure 3, the expression above characterizing 
the field-dependent mobility is plotted as a function of the applied voltage 
along the channel. 
 
Figure 3 – Field-dependent mobility dependence on the applied voltage. 
It is seen that the mobility diminishes with an increased 𝑉𝑉𝐷𝐷𝐷𝐷 . Within normal 
operation voltages, the mobility usually does not extend below a third of the 
zero-field mobility.  
2.2.3 Saturation velocity 
In recent microelectronic technologies, the drive current is limited by velocity 
saturation. Under normal operation conditions, the velocity of the carriers in 
the channel increases with the applied electric field. However, at some point a 
critical electric field is reached, where the carrier velocity saturates. At this 
point, any excess electron energy is released by phonon emission.  
If the field-independent mobility and the critical voltage, 𝑉𝑉𝑝𝑝 , is known, it is 
possible to calculate saturation velocity, 𝑣𝑣𝑝𝑝𝑙𝑙𝑖𝑖 , by the following expression: 
𝑣𝑣𝑝𝑝𝑙𝑙𝑖𝑖 = 𝜇𝜇0𝑉𝑉𝑝𝑝𝐿𝐿   (2) 
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2.3 Gate dielectric 
The nanowire is surrounded by a gate electrode, which is isolated by a 
dielectric material. In order to maximize the gate capacitance and minimize 
the leakage current between gate and channel, a high-k dielectric, such as 
HfO2, is coating the nanowire. The gate dielectric is often deposited by Atomic 
Layer Deposition (ALD), which is a technique highly suitable for vertical 
structures [1].  
2.3.1 Gate capacitance 
The gate capacitance is modelled as an oxide capacitance in series with a 
depletion capacitance. The oxide and depletion capacitances are shown in the 
band diagram of Figure 4 and are described in more detail below.  
 
Figure 4 – Band diagram along the nanowire cross section. 
Oxide capacitance 
The gate oxide capacitance, 𝐶𝐶𝑙𝑙𝑥𝑥 , is the conventional parameter to model the 
gate capacitance in MOSFETs. The size of the oxide capacitance parameter 
determines the number of carriers in the channel for a given gate to source 
voltage, 𝑉𝑉𝐺𝐺𝐷𝐷 . For a cylindrical geometry, which applies to a nanowire, the 
oxide capacitance per unit gate area, 𝐶𝐶𝑙𝑙𝑥𝑥 , can be expressed as [2], [3]: 
𝐶𝐶𝑙𝑙𝑥𝑥 = 𝜀𝜀0𝜀𝜀𝑓𝑓𝑅𝑅 ln−1 �1 + 𝑖𝑖𝑙𝑙𝑥𝑥𝑅𝑅 �  (3) 
Here 𝜀𝜀0 is the permittivity of free space, 𝜀𝜀𝑓𝑓  the relative permittivity of the gate 
oxide, 𝑖𝑖𝑙𝑙𝑥𝑥  the gate oxide thickness and 𝑅𝑅 the radius of the cylindrical wire. It 
should be noted that the relative permittivity of the gate dielectric could vary 
a lot depending on the material choice and processing imperfections.  
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Depletion capacitance 
However, the oxide capacitance is not the only capacitance affecting the 
channel of the nanowire. A capacitance is formed in series with the oxide 
capacitance. This is due to the depletion of carriers along the cross section of 
the wire. The depletion capacitance 𝐶𝐶𝑒𝑒 , is given by[4]: 
𝐶𝐶𝑒𝑒 = 4𝜋𝜋𝜀𝜀0𝜀𝜀𝑝𝑝𝑅𝑅   (4) 
Here 𝜀𝜀𝑝𝑝  is the relative permittivity of the semiconductor material. From Figure 
4, it is seen that the complete gate capacitance, 𝐶𝐶𝐺𝐺 , is given as 𝐶𝐶𝑙𝑙𝑥𝑥  and 𝐶𝐶𝑒𝑒  in 
series: 
𝐶𝐶𝐺𝐺 = 𝐶𝐶𝑙𝑙𝑥𝑥 𝐶𝐶𝑒𝑒𝐶𝐶𝑙𝑙𝑥𝑥 +𝐶𝐶𝑒𝑒   (5) 
Scaling dependence 
In Figure 5, the scaling dependence of the oxide capacitance on wire diameter 
is shown for two different scaling behaviours. In one case, the thickness of the 
dielectric scales with the nanowire diameter. Furthermore, the gate height is 
scaled to remain equal to the wire diameter. In the other case, the oxide 
thickness is held constant. 
Figure 5 – Oxide capacitance with (a) non-scaling and (b) scaling oxide thickness  
as the nanowire geometries are scaled. 
As can be easily realized, the capacitance decreases linearly with evenly scaled 
geometries. A more complex scaling relationship is seen when the thickness is 
held constant, with a behaviour that has both linear and logarithmic parts. It is 
also not surprising that the diameter dependence of the gate capacitance 
(a) (b) 
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mainly follows the smallest component. The both figures share common 
points at 50 nm diameter. This is expected due to the scaling having the origin 
at that point. 
2.4 Contacts 
In order to maximize the gate area, providing best possible electrostatic 
control, the gate is wrapped around the nanowire. This is an advantage 
compared to planar structures, since it results in a more effective depletion of 
the semiconductor. Apart from the gate electrode, metal electrodes also 
contacts the source and drain regions. The drain is contacted at the top of the 
nanowire, while the source contact can be of different configurations.  
In early developments of these transistors, the substrate was used as contact. 
This is possible thanks to the high inherent mobility of indium arsenide. More 
recently, however, there is a trend of actively contacting the source side of the 
wire. A single nanowire transistor structure, with contacted source side, is 
illustrated in Figure 2. 
The ungated portions of the nanowire contribute heavily to the parasitic 
resistances. Another contribution is from the metal contacts, which exhibits 
Schottky barriers . The series resistance affects the operation of the devices by 
reducing the drive current. Also, as shown in Figure 25, the transistor 
characteristic shows a more resistive behaviour, which is often far from that 
of an ideal transistor. Both of these negative effects can be reduced by doping 
the nanowire and a lot of work is being done in order to make this possible. 
2.5 Array configuration 
A complete nanowire transistor can consist of either a single nanowire or an 
array of multiple wires. By increasing the number of nanowires in the 
transistor, the drive current is increased, while at the same time reducing the 
series resistance. On the other hand, the increased size of the array, results in 
higher parasitic capacitances. 
An array of multiple nanowires can be described by the unit cell, presented in 
Figure 6. The geometrics defined in the unit cell layout are used for the 
modelling of the parasitic capacitances and resistances. A full transistor array 
is acquired by placing multiple unit cells next to each other. 
(a) 
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Figure 6 – Transistor unit cell (a) from the side and (b) from above. 
 
 
Figure 7 – A WIGFET network array consisting of multiple nanowires. The source contact is at the bottom 
of the array, while the drain is at the top. The gate is in a networked structure and wrapped around the 
individual nanowires. The transparent parts are the drain and source spacer layers respectively. 
The contacts are arranged in a network formation so that each subsequent 
layer is perpendicular to the previous. By using a networked electrode 
structure, the parasitic overlap capacitances are kept low. This allows for a 
decrease in the thickness of the spacer layers, in turn reducing the parasitic 
series resistance. In order to simplify the device manufacture, the width of the 
(b) (a) 
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contacts may simply be set to the width of the unit cell. However, large 
contacts are ideally avoided due to the large parasitic capacitances inherent to 
such a design.  
The spacer layers are used to separate the different contacts. They ideally 
consist of a high-stability, low-k material and most commonly SiO2 or photo 
resists are used to construct these layers. A typical 3x3 array is illustrated in 
Figure 7. 
2.6 Band structure 
The dimensions of nanowires are on the length scale, where physics based on 
quantum mechanics is prominent. It is therefore expected that the band 
structure of the semiconductor material play a large role in description of the 
carrier transport characteristics. In two of the three spatial directions, the 
semiconductor is subject to quantum confinement and subbands are formed. 
These subbands, which may vary in shape, have an energy displacement in 
respect to each other. The local energy minima of such bands are called 
valleys and a subband can consist of multiple valleys. An example of a general 
band structure is presented in Figure 8(a). 
Multiple bands contribute to the current through the nanowires. The carriers 
occupy states in the different subbands and the occupation shows a strong 
dependence on the energy. Low energy subbands will have a large 
contribution whereas higher subbands have a smaller one. 
It is possible to derive a structural parameter, 𝜑𝜑, which is used to scale the 
current through the transistor by adding up the contribution of all the 
subbands [5]: 
𝜑𝜑 = ∑ ∑ �𝑒𝑒𝑣𝑣�𝑚𝑚𝑒𝑒 ,𝑣𝑣  e−𝐺𝐺𝑣𝑣,𝑛𝑛−𝑞𝑞𝜓𝜓𝑇𝑇𝑞𝑞𝜙𝜙𝑖𝑖ℎ � 𝑣𝑣𝑛𝑛   (6) 
In the equation above, 𝐺𝐺𝑣𝑣,𝑛𝑛  is the local energy minimum 𝑣𝑣 of the 𝑛𝑛th subband. 
The parameter 𝑚𝑚𝑒𝑒 ,𝑣𝑣 is the density of states effective mass of valley 𝑣𝑣 and can 
be acquired by determining the curvature of a parabolic fitting of the affected 
valley. The valley degeneracy, 𝑒𝑒𝑣𝑣, represents the number of different 
contributions along k-vectors with the same relationship to the quantum 
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confinement. The relationship between these parameters is defined in Figure 
8(b). Furthermore, 𝜑𝜑𝑖𝑖ℎ  is the thermal voltage, which is defined as: 
𝜑𝜑𝑖𝑖ℎ = 𝑘𝑘𝐵𝐵𝑇𝑇𝑞𝑞   (7) 
Here 𝑘𝑘𝐵𝐵 is the Boltzmann constant, 𝑇𝑇 the temperature and 𝑞𝑞 the elementary 
charge. 
    
Figure 8 – (a) Band structure with quantum confinement, (b) Energy band diagram of a standard MOSFET. 
2.6.1 Surface potential at threshold point  
The surface potential is defined as the band bending due to the Fermi level 
and the applied gate voltage. The surface potential at threshold point, 𝜓𝜓𝑇𝑇 , is 
the band bending when the applied gate voltage is equal to the threshold 
voltage. Ideally, this potential should be a function only of the nanowire 
doping concentration [6]. However, in this case, it is also dependent on 
charges in the insulator interface and thus on the processing steps in the 
production of the transistor. 
2.6.2 Work function difference 
The work function of a material, is the energy required to move an electron 
from a state at the Fermi level, 𝐺𝐺𝐹𝐹 , to the vacuum level. The work function 
difference, 𝜑𝜑𝑚𝑚𝑝𝑝 , between the metal (𝑚𝑚) and the semiconductor (𝑝𝑝), plays a 
(b) (a) 
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large role in the scaling of the current levels. Thus, it is often used in physical 
transistor models. 
The work function of a metal can be acquired from tables. The work function 
of the semiconductor however, is highly dependent on the number of carriers 
in the semiconductor. The number of carriers is, in turn, dependent on the 
doping levels in the nanowire. Since not much is known about these levels, no 
calculation of the work function difference is possible. The definitions of both 
the relevant work functions are illustrated in Figure 8(b). 
However, if the doping levels are quantified in the future, the Fermi level, and 
in turn the work function difference, can be calculated [7]. Two cases need to 
be considered: n-doped and p-doped materials. For the n-doped material, 
𝜑𝜑𝑚𝑚𝑝𝑝  is obtained by: 
𝐺𝐺𝐶𝐶 − 𝐺𝐺𝐹𝐹 = −𝑘𝑘𝑇𝑇 ln �𝑁𝑁𝐷𝐷𝑁𝑁𝐶𝐶�  (8) 
𝜑𝜑𝑚𝑚𝑝𝑝 = 𝜒𝜒𝑚𝑚 − �𝜒𝜒𝑝𝑝 + (𝐺𝐺𝐶𝐶 − 𝐺𝐺𝐹𝐹)�  (9) 
In the equations above, 𝜒𝜒 denotes the electron affinities for the metal and 
semiconductor, 𝑁𝑁𝐷𝐷  is the donor doping concentration, 𝑁𝑁𝐶𝐶  the conduction 
band effective density of states (DOS), 𝐺𝐺𝐶𝐶  the energy at the bottom of the 
conduction band and 𝑚𝑚0 the electron mass. 
Similarly, for a p-doped material, the work function difference is given by the 
following set of equations. 
𝐺𝐺𝐹𝐹 − 𝐺𝐺𝑉𝑉 = −𝑘𝑘𝑇𝑇 ln �𝑁𝑁𝐴𝐴𝑁𝑁𝑉𝑉�  (10) 
𝜑𝜑𝑚𝑚𝑝𝑝 = 𝜒𝜒𝑚𝑚 − �𝜒𝜒𝑝𝑝 + 𝐺𝐺𝐺𝐺 − (𝐺𝐺𝐹𝐹 − 𝐺𝐺𝑉𝑉)�  (11) 
Here, the parameter 𝐺𝐺𝑉𝑉  is the valence band energy, 𝑁𝑁𝐴𝐴  the acceptor dopant 
concentration, 𝑁𝑁𝑉𝑉  the valence band effective DOS and 𝐺𝐺𝐺𝐺  the bandgap 
energy. The one-dimensional effective density of states, 𝑁𝑁1𝐷𝐷, of both the 
conduction band and the valence band is calculated by the same expression: 
�𝑁𝑁1𝐷𝐷 = �𝑚𝑚𝑒𝑒𝑚𝑚0𝑘𝑘𝑇𝑇2𝜋𝜋ℏ2 �  (12) 
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To acquire the density of states, the density of states effective mass is 
substituted by either the effective electron or hole mass, for conduction or 
valence band DOS respectively. 
In Figure 9, the work function difference dependence on the doping 
concentration is shown. It is observed that the work function difference is 
approximately constant at -3.5 eV for n-type doping, while it is around -6.5 eV 
for p-type doping. 
 
Figure 9 – Work function difference dependence on the doping concentration. 
  
13 
Part III PARASITIC CAPACITANCES 
There are many different capacitances associated with the transistor array 
configuration. These are each contributing to the total parasitic capacitance 
and they are all modelled and discussed in this section.  
3.1 Capacitance types 
The capacitances can be divided into four main groups, based on the 
geometry of their respective electric fields. These groups are overlap 
capacitances, wire capacitances, fringing capacitances and edge capacitances. 
They are here presented with their respective subscripts: 𝑙𝑙, 𝑤𝑤, 𝑓𝑓 and 𝑒𝑒. The 
device structure that forms the basis for the modelling is presented in Figure 
10, demonstrating all the modelled parasitic capacitances. The numbers in the 
figure are explained in Table 1. 
  
Figure 10 –The different parasitic capacitances in a WIGFET array. 
The numbers and colours are explained in Table 1. 
 1 2 3 4 5 6 7 
Red 𝑪𝑪𝑮𝑮𝑮𝑮,𝒐𝒐 𝑪𝑪𝑮𝑮𝑮𝑮,𝒐𝒐 𝑪𝑪𝑮𝑮𝑮𝑮,𝒐𝒐 - - - - 
Green 𝑪𝑪𝑮𝑮𝑮𝑮,𝒆𝒆,𝒙𝒙 𝑪𝑪𝑮𝑮𝑮𝑮,𝒆𝒆,𝒙𝒙 𝑪𝑪𝑮𝑮𝑮𝑮,𝒆𝒆,𝒚𝒚 𝑪𝑪𝑮𝑮𝑮𝑮,𝒆𝒆,𝒚𝒚 𝑪𝑪𝑮𝑮𝑮𝑮,𝒆𝒆,𝒙𝒙 - - 
Blue 𝑪𝑪𝑮𝑮𝑮𝑮,𝒘𝒘 𝑪𝑪𝑮𝑮𝑮𝑮,𝒘𝒘 𝑪𝑪𝑮𝑮𝑮𝑮,𝒘𝒘,𝒚𝒚 𝑪𝑪𝑮𝑮𝑮𝑮,𝒘𝒘,𝒚𝒚 𝑪𝑪𝑮𝑮𝑮𝑮,𝒘𝒘,𝒙𝒙 𝑪𝑪𝑮𝑮𝑮𝑮,𝒘𝒘,𝒙𝒙 - 
Magenta 𝑪𝑪𝑮𝑮𝑮𝑮,𝒇𝒇 𝑪𝑪𝑮𝑮𝑮𝑮,𝒇𝒇 𝑪𝑪𝑮𝑮𝑮𝑮,𝒇𝒇,𝒚𝒚 𝑪𝑪𝑮𝑮𝑮𝑮,𝒇𝒇,𝒚𝒚 𝑪𝑪𝑮𝑮𝑮𝑮,𝒇𝒇,𝒙𝒙 𝑪𝑪𝑮𝑮𝑮𝑮,𝒇𝒇,𝒙𝒙 𝑪𝑪𝑮𝑮𝑮𝑮,𝒇𝒇,𝒚𝒚 
TABLE 1 – THE DIFFERENT PARASITIC CAPACITANCES IN A WIGFET ARRAY. 
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3.1.1 General assumptions 
In the following sections, each capacitance type is modelled, but for the sake 
of simplicity, only the general expressions are presented. The full expressions 
can instead be found in the appendix.  
Some simplifications are made in the analysis, in order to get the general 
expressions. The electrode widths, lengths and thicknesses are all assumed 
equal. This means that, when referring to the electrode 𝐺𝐺, either the source or 
drain can be substituted. Some capacitances are subscripted with an 𝑓𝑓, which 
means that the capacitances are affecting adjacent unit cells. For these 
capacitances, the 𝑓𝑓 can be replaced by either a 𝑥𝑥 or 𝑦𝑦 direction. 
Test parameter set 
To produce the plots presented in this part, the parameter set in Table 2 is 
used. This parameter set is consistent with the transistor layout used in the 
modelling section. The spacing between nanowires, 𝑙𝑙, are held equal for both 
directions and all metal electrodes are set at the same thickness, 𝑊𝑊𝐺𝐺 , and 
width, 𝐻𝐻𝐺𝐺. The spacer layer thicknesses, 𝑖𝑖, are also presented with their 
corresponding relative permittivity. 
 𝒍𝒍 
(nm) 
𝑾𝑾𝑬𝑬 
(nm) 
𝑯𝑯𝑬𝑬 
(nm) 
𝒕𝒕𝑮𝑮𝑮𝑮 
(nm) 
𝒕𝒕𝑮𝑮𝑮𝑮 
(nm) 
𝒕𝒕𝑮𝑮𝑮𝑮 
(nm) 
Test parameter set 200 100 50 200 100 350 
 𝒕𝒕𝒐𝒐𝒙𝒙 
(nm) 
𝑹𝑹 
(nm) 𝜺𝜺𝑮𝑮𝑮𝑮 𝜺𝜺𝑮𝑮𝑮𝑮 𝜺𝜺𝒐𝒐𝒙𝒙  
Test parameter set 10 50 4.5 2.5 15  
TABLE 2 – PARAMETER SET FOR CAPACITANCE COMPARISON ANALYSIS. 
However, the actual spacer layer thicknesses are not used in the equations 
describing the parasitic capacitances below. Since multiple materials may 
occupy the space between electrodes, an effective spacer layer thickness, 𝑒𝑒, is 
calculated. This is done by using the different relative permittivities of the 
intermediate materials. As an example, 𝑒𝑒𝐷𝐷𝐷𝐷  is determined by scaling the drain 
side spacer with the relative permittivity of the source side.  
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3.1.2 Scaling rules 
It is important to study how the parasitic capacitances change during device 
scaling, in order to predict what could be gained in terms of performance. 
Scaling by two different methods is presented for all capacitances in their 
corresponding sections. In the first scaling method, only the parameters of the 
nanowire, diameter and length, are changed. However, this is a quite 
unrealistic case, since it is expected that a better solution would be to scale 
down all relevant dimensions in the same manner. In the second scaling 
regime, dimensions such as the electrode widths and height, are scaled 
linearly with the nanowire diameter.    
3.2 Overlap capacitances 
The main idea behind the use of the networked layout in Figure 10, is that it is 
possible to reduce some of the overlap parasitics. There are three different 
overlap capacitances, acting between pairs of the three metal electrodes: 
source, drain and gate. To model the magnitude of these capacitances, a 
standard parallel plate (𝑃𝑃𝑃𝑃) capacitor model is used.  
𝐶𝐶𝑃𝑃𝑃𝑃 = 𝜀𝜀0𝜀𝜀𝑓𝑓𝐴𝐴𝑒𝑒   (13) 
In the equation above, 𝐴𝐴 is the overlap area, 𝜀𝜀0 the permittivity of free space, 
𝜀𝜀𝑓𝑓  the relative permittivity of the intermediate material and 𝑒𝑒 the distance 
between the parallel plates. By subtracting the cross-sectional area of the 
nanowire from the overlap of the corresponding electrodes, it is found that 
the capacitances can be described by the following set of equations. 
𝐶𝐶𝐺𝐺𝐺𝐺 ,𝑙𝑙 = 𝜀𝜀0𝜀𝜀𝐺𝐺𝐺𝐺 �𝑊𝑊𝐺𝐺2−𝜋𝜋(𝑅𝑅+𝑖𝑖𝑙𝑙𝑥𝑥 )2�𝑒𝑒𝐺𝐺𝐺𝐺   (14) 
𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑙𝑙 = 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 �𝑊𝑊𝐺𝐺𝑙𝑙−𝜋𝜋(𝑅𝑅+𝑖𝑖𝑙𝑙𝑥𝑥 )2�𝑒𝑒𝐷𝐷𝐷𝐷    (15) 
In order for the entire spacer layer to have the same relative permittivity in 
the drain to source overlap capacitance, the distance between gate and drain 
is recalculated to obtain an effective distance, 𝑒𝑒𝐷𝐷𝐷𝐷 .  
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3.2.1 Scaling 
Figure 11 shows how the overlap capacitance is affected by the two different 
scaling methods. It is seen that the overlap capacitance is reduced with 
shrinking nanowires and electrodes.  
 
Figure 11 – Overlap capacitances as a function of the nanowire diameter,  
without device scaling in (a) and with scaling in (b). 
3.3 Wire capacitances 
A lot of the parasitic capacitance can be attributed to the capacitance 
between the nanowire and the surrounding gate electrode. There are six such 
capacitances, as shown in Figure 10: two within the unit cell and four between 
adjacent unit cells. To model these capacitances, the procedure presented by 
[8] is used.  
The capacitances between the nanowires and the gate electrode is modelled 
with the electric field lines stretching from the sidewall (𝐷𝐷𝑊𝑊) of one electrode 
to the top of another electrode. The formula used for all the wire capacitance 
expressions is presented in (16) and the substitution of the effective electrode 
height is shown in (17): 
𝐶𝐶𝐷𝐷𝑊𝑊 = 2𝜋𝜋 𝜀𝜀0𝜀𝜀𝑓𝑓 ln �𝐻𝐻+𝑇𝑇′ +√𝐷𝐷2+𝑇𝑇′ 2+2𝐻𝐻𝑇𝑇′𝐷𝐷+𝐻𝐻 �  (16) 
�𝑇𝑇′ = 𝑇𝑇𝑒𝑒𝑊𝑊+𝐷𝐷−�𝐷𝐷2+𝑇𝑇2+2𝐻𝐻𝑇𝑇𝜏𝜏𝑊𝑊 �  (17) 
Here 𝜏𝜏 is an empirical parameter equal to about 3.7. All the other variables are 
simply geometrical parameters, which are presented in Figure 12. It is 
(a) (b) 
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important to note that (16) gives the capacitance per unit depth. In order to 
obtain the absolute capacitance, scaling with the smallest of the affected 
depths has to be done.   
 
Figure 12 – Geometrical parameters for capacitance formulas. 
3.3.1 Geometrical mapping 
In order to model the wire capacitances, the gate electrode is split into two 
subsections: one part circumventing the wire and one part connecting to the 
next nanowire. The geometrical parameters are simply extracted from the 
unit cell, but great care has to be taken in order to ensure that the depth 
scaling is correctly modelled.  
The capacitance part that is surrounding the wire is simply scaled with the 
circumference of the nanowire. However, in order to scale the section that is 
contacting to the next wire, it is important to realize that not all parts of the 
wire are affected equally, because of the curved shape. It is proposed that this 
is solved by first attributing relative contributions by the use of sinusoidal 
weighting. Thus, the contribution from the middle portion, as seen from the 
electrode, is one and the contributions from the outer edges are zero. These 
contributions are added up and scaled with the diameter of the nanowire. 
This kind of modelling should give a result closer to the real value, than using 
only the diameter as scaling depth.  
3.3.2 The expressions 
The two wire capacitances formed within the unit cell is given by (18), with 
the corresponding substitutions in (19). It should be noted that the depth-
scaling factor, due to sinusoidal mapping, is characterized by a scaling factor 
of 𝜋𝜋−1 in respect to the circumference scaling. 
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𝐶𝐶𝐺𝐺𝐺𝐺 ,𝑤𝑤 = 4𝑅𝑅𝜀𝜀0𝜀𝜀𝐺𝐺𝐺𝐺 �ln� 𝑙𝑙1𝜀𝜀𝐺𝐺𝐺𝐺
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥
� + 1
𝜋𝜋
ln� 𝑙𝑙2𝜀𝜀𝐺𝐺𝐺𝐺
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��   (18) 
⎣
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎡𝑙𝑙1 = 𝑇𝑇𝐺𝐺𝐺𝐺,𝑤𝑤 ,1 + ��𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 �2 + 𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,12
𝑙𝑙2 = 𝑇𝑇𝐺𝐺𝐺𝐺,𝑤𝑤 ,2 + ��𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 + 𝑊𝑊𝐺𝐺2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 �2 + 𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,22
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,1 = 𝑒𝑒𝐺𝐺𝐺𝐺e𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 �
2+𝑒𝑒𝐺𝐺𝐺𝐺2
�
𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �𝜏𝜏
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,2 = 𝑒𝑒𝐺𝐺𝐺𝐺e𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙2−𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �
2+𝑒𝑒𝐺𝐺𝐺𝐺2
�
𝑙𝑙−𝑊𝑊𝐺𝐺  2 �𝜏𝜏 ⎦⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎤
  (19) 
There are four different wire capacitances between unit cells, as seen in 
Figure 10. These have approximately the same geometries as the ones within 
a unit cell, with the exception that the extra distance has to be accounted for. 
After derivations, it is shown that these capacitances can be modelled by: 
𝐶𝐶𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,𝑓𝑓 = 4𝑅𝑅𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐺𝐺 ln
⎝
⎜
⎛𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,𝑓𝑓+��𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙−𝑊𝑊𝐺𝐺2 �2+𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,𝑓𝑓2
𝜀𝜀𝐺𝐺𝐺𝐺
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙−𝑊𝑊𝐺𝐺2
⎠
⎟
⎞   (20) 
⎣
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎡
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑤𝑤 ,𝑓𝑓 = 𝑒𝑒𝐺𝐺𝐺𝐺e𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝜉𝜉+𝜖𝜖��𝜀𝜀𝐺𝐺𝐺𝐺𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙−𝑊𝑊𝐺𝐺2 �2+𝑒𝑒𝐺𝐺𝐺𝐺2𝜉𝜉𝜏𝜏
𝜉𝜉 = �𝑙𝑙−𝑊𝑊𝐺𝐺2  if 𝑓𝑓 = 𝑦𝑦𝑊𝑊𝐺𝐺2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥  if 𝑓𝑓 = 𝑥𝑥 
𝜖𝜖 = �𝑙𝑙−𝑊𝑊𝐺𝐺2  if 𝑓𝑓 = 𝑦𝑦
𝑙𝑙 −
𝑊𝑊𝐺𝐺2  if 𝑓𝑓 = 𝑥𝑥  ⎦⎥⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎤
  (21) 
There are no modelled capacitances between the source and drain contact to 
their respective nanowire section, since they are approximated to be at the 
same potential.  
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Scaling 
According to the scaling graphs in Figure 13, the wire capacitances are 
independent on the electrode scaling. This is because the nanowire 
dimensions are greatly dominating the modelling up to the point where there 
is no electrode dependence. In reality however, the scaling of the wire 
capacitances is expected to be even more pronounced. This is because the 
nanowire starts to shield the electric field lines, when there is a small spacing 
between them.   
 
Figure 13 – Wire capacitances as a function of the nanowire diameter,  
without device scaling in (a) and with scaling in (b). 
3.4 Fringe capacitances 
There are three different fringe capacitances inside every unit cell and a total 
of four between neighbouring unit cells. All but one of the fringe capacitances 
are due to the fringing fields between the edge of one electrode and the flat 
side of another. These capacitances can be described by the sidewall formula 
(17). The one that does not conform to the sidewall formula is 𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑓𝑓 , which 
acts between the long side edges of the drain and source electrodes. These 
capacitances are described by[8]: 
𝐶𝐶𝐻𝐻𝐶𝐶 = 1𝜋𝜋 𝜀𝜀0𝜀𝜀𝑒𝑒𝑓𝑓 �1 + 2𝑊𝑊𝐷𝐷 �  (22) 
The distance, 𝐷𝐷, is realized to be 𝑒𝑒𝐷𝐷𝐷𝐷 , while 𝑊𝑊 is the thickness of the 
electrodes. Scaling with the length of the unit cell along the long-sides of the 
source and drain electrodes, reveals that the capacitance is described by the 
following expression: 
(a) (b) 
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𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑓𝑓 = 2(𝑙𝑙−𝑊𝑊𝐺𝐺)𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln �1 + 2𝐻𝐻𝐺𝐺𝑒𝑒𝐷𝐷𝐷𝐷 �   (23) 
The other fringe capacitances within the unit cell are found by obtaining the 
necessary metrics from the unit cell layout and applying them to (16). The two 
capacitances are presented below:(25) 
𝐶𝐶𝐺𝐺𝐺𝐺 ,𝑓𝑓 = 8𝑊𝑊𝐺𝐺𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐺𝐺 ln�𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑓𝑓+�𝑒𝑒𝐺𝐺𝐺𝐺2 +𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑓𝑓2𝑒𝑒𝐺𝐺𝐺𝐺 �   (24) 
�
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑓𝑓 = 𝑙𝑙−𝑊𝑊𝐺𝐺2 e𝐻𝐻𝐺𝐺+𝑒𝑒𝐺𝐺𝐺𝐺 −�𝑒𝑒𝐺𝐺𝐺𝐺2 +�𝑙𝑙−𝑊𝑊𝐺𝐺2 �2𝐻𝐻𝐺𝐺𝜏𝜏 �  (25) 
The capacitances between adjacent unit cells are derived by the same 
principle. However, there are some constraints for the formulas to work, due 
to limitations in the original derivation. The inter unit cell capacitances are 
presented in the following equation:  
𝐶𝐶𝐺𝐺𝐺𝐺 ,𝑓𝑓 ,𝑓𝑓 = 4𝑊𝑊𝐺𝐺𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐺𝐺 ln� 𝑝𝑝𝑒𝑒𝐺𝐺𝐺𝐺 +𝑙𝑙−𝑊𝑊𝐺𝐺2 � If 𝑒𝑒𝐺𝐺𝐺𝐺 > 𝑙𝑙−𝑊𝑊𝐺𝐺2   (26) 
⎣
⎢
⎢
⎢
⎡𝑝𝑝 =  𝑙𝑙−𝑊𝑊𝐺𝐺2 +  𝑇𝑇𝐺𝐺𝐺𝐺,𝑓𝑓 ,𝑓𝑓 + �𝑒𝑒𝐺𝐺𝐺𝐺2 + 𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑓𝑓2 + (𝑙𝑙 −𝑊𝑊𝐺𝐺)𝑇𝑇𝐺𝐺𝐺𝐺,𝑓𝑓 ,𝑓𝑓
𝑇𝑇𝐺𝐺𝐺𝐺 ,𝑓𝑓 ,𝑓𝑓 = �𝑙𝑙2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 � e𝐻𝐻𝐺𝐺+𝑒𝑒𝐺𝐺𝐺𝐺 −�𝑒𝑒𝐺𝐺𝐺𝐺2 +�𝑙𝑙2−𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �2+�𝑙𝑙2−𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��𝑙𝑙−𝑊𝑊𝐺𝐺�𝐻𝐻𝐺𝐺𝜏𝜏 ⎦⎥⎥
⎥
⎤    (27) 
Scaling 
In Figure 14, the scaling of the fringe capacitance is presented. It is clear that 
with shrinking wire dimensions, it is better to scale the electrodes as well , 
instead of keeping them constant. This is a similar observation as that for the 
overlap capacitances. 
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Figure 14 – Fringe capacitances as a function of the nanowire diameter,  
without device scaling in (a) and with scaling in (b). 
3.5 Edge capacitances 
In a quadratic array, as shown in Figure 10, there are also some capacitances 
that only affect the outer unit cells. There are five such capacitances and these 
can be described by two different formulas.  
The drain to source capacitance, at the array edge, is described by the half 
circle formula. By applying the corresponding geometrics, it is realized that the 
capacitance is described by: 
𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑒𝑒,𝑦𝑦 = 𝑊𝑊𝐺𝐺𝜋𝜋 𝜀𝜀𝐺𝐺𝐷𝐷 ln �1 + 2𝐻𝐻𝐺𝐺𝑒𝑒𝐷𝐷𝐷𝐷 �   (28) 
To calculate the four remaining edge capacitances, a different approach has to 
be applied. This is due to the edge of the gate electrode not being directly 
below or above the drain or source edges. To solve this, (29) can be used 
instead [8]. 
𝐶𝐶𝑖𝑖𝑙𝑙𝑝𝑝 ,𝑖𝑖𝑙𝑙𝑝𝑝 = 𝜀𝜀0𝜀𝜀𝑒𝑒𝑓𝑓𝑊𝑊
𝐻𝐻+𝑇𝑇
𝛼𝛼
+𝜋𝜋𝑊𝑊�ln�1+2𝑊𝑊
𝐷𝐷
�+e−𝐷𝐷+𝑇𝑇3𝐷𝐷 �−1   (29) 
�𝛼𝛼 = e−𝐻𝐻+𝑇𝑇𝐷𝐷+𝑊𝑊�  (30) 
By applying the appropriate geometrics, the following expression for the 
remaining edge capacitances is derived: 
(a) (b) 
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𝐶𝐶𝐺𝐺𝐺𝐺 ,𝑒𝑒,𝑓𝑓 = 𝑊𝑊𝐺𝐺𝜀𝜀0𝜀𝜀𝐺𝐺𝐺𝐺𝜋𝜋 2𝐻𝐻𝐺𝐺
𝑙𝑙−𝑊𝑊𝐺𝐺
𝛼𝛼𝐺𝐺𝐺𝐺 ,𝑒𝑒 ,𝑓𝑓+2𝐻𝐻𝐺𝐺�ln�1+2𝐻𝐻𝐺𝐺𝑒𝑒𝐺𝐺𝐺𝐺 �+e−𝑙𝑙−𝑊𝑊𝐺𝐺6𝑒𝑒𝐺𝐺𝐺𝐺 −13�−1
�𝛼𝛼𝐺𝐺𝐺𝐺,𝑒𝑒 ,𝑓𝑓 = 𝑒𝑒− 𝑙𝑙−𝑊𝑊𝐺𝐺2�𝑒𝑒𝐺𝐺𝐺𝐺 +𝐻𝐻𝐺𝐺��   (31) 
Scaling 
Figure 15 depicts the two scaling behaviours of the edge capacitances. As 
before, shrinking dimensions leads to smaller parasitic capacitances. It can 
thus be concluded that it is advisable, from a performance point of view, to 
minimize the geometrical dimensions of the nanowires and the surrounding 
structure. 
 
Figure 15 – Edge capacitances as a function of the nanowire diameter,  
without device scaling in (a) and with scaling in (b). 
3.6 Array size dependence 
The 21 different capacitances each show different dependences on the 
number of nanowires, 𝑁𝑁, in a quadratic array. All the capacitances that 
operate within the unit cell have a simple linear characteristic. However, the 
wire dependence for the capacitances affecting adjacent unit cells, is found to 
be �𝑁𝑁 − √𝑁𝑁�. The edge capacitances, as the name implies, only affect the 
edge unit cells and therefore has a 2√𝑁𝑁 relationship.  
By combining the nanowire quantity scaling behaviour for the different 
capacitances, the two expressions, (32) and (33) are obtained. 
(a) (b) 
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𝐶𝐶𝐺𝐺𝐺𝐺 = 𝑁𝑁�𝐶𝐶𝐺𝐺𝐺𝐺,𝑙𝑙 + 𝐶𝐶𝐺𝐺𝐺𝐺,𝑤𝑤 + 𝐶𝐶𝐺𝐺𝐺𝐺,𝑓𝑓� + 2√𝑁𝑁�𝐶𝐶𝐺𝐺𝐺𝐺,𝑒𝑒 ,𝑥𝑥 + 𝐶𝐶𝐺𝐺𝐺𝐺,𝑒𝑒 ,𝑦𝑦�         +�𝑁𝑁 − √𝑁𝑁��𝐶𝐶𝐺𝐺𝐺𝐺,𝑤𝑤 ,𝑥𝑥 + 𝐶𝐶𝐺𝐺𝐺𝐺,𝑤𝑤 ,𝑥𝑥 + 𝐶𝐶𝐺𝐺𝐺𝐺,𝑓𝑓 ,𝑥𝑥 + 𝐶𝐶𝐺𝐺𝐺𝐺,𝑓𝑓 ,𝑦𝑦�   (32) 
𝐶𝐶𝐷𝐷𝐷𝐷 = 𝑁𝑁�𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑙𝑙 + 𝐶𝐶𝐷𝐷𝐷𝐷,𝑓𝑓 ,𝑦𝑦� + 2√𝑁𝑁�𝐶𝐶𝐷𝐷𝐷𝐷,𝑒𝑒 ,𝑥𝑥�   (33) 
In Figure 16, the wire dependence is presented for the different capacitance 
groups and their respective contributions are evaluated. 
 
Figure 16 – Comparison between the magnitudes of the different capacitances. 
 (a) Overlap capacitances, (b) Wire capacitances, (c) Fringe capacitances and (d) Edge capacitances. 
From Figure 16(a), it is apparent that the gate to source capacitance is the 
largest of the overlap capacitances. This is followed by the drain to source 
capacitance, while the gate to drain capacitance is the smallest of the three. 
The reason for the larger gate to source capacitance is that the spacer layer 
between those connectors has a higher relative permittivity. 
Figure 16(b) shows the wire capacitances and it is clearly observed that the 
capacitances operating within a unit cell are dominating the ones between 
(a) (b) 
(c) (d) 
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adjacent cells. This is due to the much smaller distances involved for the intra-
cell capacitances. The shape of the curves is also differing slightly, which is due 
to the wire dependence in (32). 
The same behaviour that describes the wire capacitances, also describes the 
shape of the fringing capacitances (Figure 16(c)). This is to be expected, since 
the same type of expression determines the magnitude of these capacitances. 
Lastly, the edge capacitances are shown in Figure 16(d). These capacitances 
do not vary as much with N as the other capacitances. The values are also 
quite low, which is to be expected due to the small surfaces at the edges. 
3.7 Simplifications 
By studying Figure 16, it is realized that many simplifications is possible for the 
total parasitic capacitance expression. There are essentially two parasitic 
capacitances dominating all the other 19. These are the two wire capacitances 
operating within each unit cell: 𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤  and 𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤 . 
 
Figure 17 – The quality of the simple analytical capacitance  
expressions in relation to the full capacitance model. 
In Figure 17, the sum of the two capacitances and the intrinsic gate 
capacitance is compared to the sum of all the others. The figure shows the 
quality of the simplification as a function of the number of nanowires in the 
array. Since there is an approximately 70 % correlation between the two, it is 
deemed a valid approximation to only account for the two wire capacitances 
in the case of the test transistor. This approximation should still be valid when 
all transistor dimensions scale equally, since it has been shown that all 
capacitances scale linearly in this regime. 
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Part IV TRANSISTOR MODELLING 
4.1 MOSFET types 
A MOSFET can be operated in different modes, depending on the 
characteristics of the transistor. Transistors are generally divided into four 
different main types, depending on their respective charge carrier and 
operation characteristics. 
4.1.1 Majority charge carrier 
A first distinction can be made between p-type and n-type devices. This 
distinction is made based on which charge carrier, i.e. electrons or holes, 
dominates the conducting channel. Effectively, this means that an n-type 
transistor becomes more conducting with increasing positive gate voltage, 
while the conductance of a p-type device increases with a more negative gate 
voltage.  
4.1.2 Enhancement and depletion mode 
A further distinction is made between devices that are either conducting or 
isolating, under zero gate voltage. An enhancement mode device needs an 
applied gate voltage to form a conducting channel. This is opposed to a 
depletion mode device, which is conducting at zero applied gate voltage. All 
the transistors studied in the project will be enhancement mode, n-type 
devices, because of limitations in the processing technology at this time. 
4.2 Regions 
The main characteristic of all the simple MOSFET models is quite similar, so 
the same arguments about their voltage dependences are true for all of them. 
All these simple models are based on a set of expressions, which govern the 
current for different regions. Usually three regions are identified and the 
region that applies depends on the voltages over the transistor. 
The first is the cut-off region, in which the gate to source voltage is below the 
threshold voltage. The threshold voltage is defined as the gate to source 
voltage, above which the transistor is said to be “on” [9]. In this case, the 
channel is non-conducting and the current is negligible compared to the 
magnitude of the current in the other regions. Usually, this current is assumed 
to be zero, but it is possible to use a more accurate model. One example of 
such a model for the sub-threshold current is presented in the appendix. 
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However, for the remainder of this report, the sub-threshold current is 
disregarded. 
The second region shows a linear behaviour and applies to the case when 𝑉𝑉𝐷𝐷𝐷𝐷  
is the main controller of the current. This linearity is due to the quadratic term 
being much smaller than the linear term for small voltages. Essentially, the 
transistor acts as a simple resistance in this region.  
The third and last region is the saturation region. In this region, an increasing 
drain-to-source voltage, results in only a slight current increase. The 
saturation may be either in the form of pinch-off saturation or velocity 
saturation. This depends on which of the corresponding voltages, 𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇 or 
𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇 , is the smallest [10]. 
4.3 MOSFET Models 
In some cases, it is important that the model used to describe the transistor is 
not too complicated. To get a simple physical picture of the transistor, a 
model with as few parameters as possible is desired. Additionally, this 
simplifies the manual, analytical circuit analysis that is done in section 8.3. As 
a starting point, some traditional MOSFET models, with increasing complexity, 
will be investigated.  
4.3.1 Shockley-Sah 
The Shockley-Sah model is one of the earliest and simplest model to describe 
the drain current, 𝐼𝐼𝐷𝐷, in a field-effect transistor. The model is defined by the 
following equations [11][12][13]: 
𝐼𝐼𝐷𝐷 =
⎩
⎨
⎧
0 if 𝑉𝑉𝐺𝐺𝐷𝐷 ≤ 𝑉𝑉𝑇𝑇
𝑘𝑘 �𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇 −
𝑉𝑉𝐷𝐷𝐷𝐷2 � 𝑉𝑉𝐷𝐷𝐷𝐷 if 𝑉𝑉𝐷𝐷𝐷𝐷 ≤ (𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇)
𝑘𝑘
(𝑉𝑉𝐺𝐺𝐷𝐷 −𝑉𝑉𝑇𝑇 )22 if 𝑉𝑉𝐷𝐷𝐷𝐷 > (𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇)   (34) 
In the above expression, 𝑉𝑉𝑇𝑇 is the threshold voltage. The transistor gain factor, 
𝑘𝑘, is related to process transconductance, 𝑘𝑘′, in the following way:  
�𝑘𝑘 = 𝑘𝑘′ 𝑊𝑊
𝐿𝐿
�  (35) 
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Here 𝑊𝑊 and 𝐿𝐿 is the channel width and the length respectively. The process 
transconductance coefficient is simply the product of the oxide capacitance 
per unit area and the channel mobility: [𝑘𝑘′ = 𝐶𝐶𝐺𝐺𝜇𝜇]  (36) 
The Shockley-Sah model was developed for long-channel devices, which 
means that it only considers pinch-off saturation. Velocity saturation and 
other short-channel effects are completely left out. The effectiveness of using 
this outdated model to describe a nanowire transistor is questionable. 
4.3.2 Shichman-Hodges model 
A more sophisticated model is the Shichman-Hodges model, defined by the 
following set of equations [13][14]: 
𝐼𝐼𝐷𝐷 =
⎩
⎨
⎧
0 if 𝑉𝑉𝐺𝐺𝐷𝐷 ≤ 𝑉𝑉𝑇𝑇
𝑘𝑘 �𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇 −
𝑉𝑉𝐷𝐷𝐷𝐷2 �𝑉𝑉𝐷𝐷𝐷𝐷(1 + 𝜆𝜆𝑉𝑉𝐷𝐷𝐷𝐷) if 𝑉𝑉𝐷𝐷𝐷𝐷 ≤ 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇
𝑘𝑘
𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇
22 (1 + 𝜆𝜆𝑉𝑉𝐷𝐷𝐷𝐷) if 𝑉𝑉𝐷𝐷𝐷𝐷 > 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇    (37) 
This model introduces λ as the channel-length modulation and 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇  as the 
drain-to-source voltage, above which the current is limited by saturation 
current. This saturation is in the form of pinch-off saturation and is given by: 
𝑉𝑉𝑝𝑝𝑙𝑙𝑖𝑖 = 𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇   (38) 
The essential point is that this model takes into account the non-ideality of the 
transistor resistivity in the saturation region. This effect is caused by a growing 
depletion region on the drain side as the source-drain voltage is increased 
[15]. The magnitude of this effect is modelled by the channel length 
modulation. 
Velocity saturation extension 
In the original Shichman-Hodges model, only pinch-off saturation is taken into 
account. However, the model may be modified to incorporate velocity 
saturation as well [10].  
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The voltage 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇  in this case is defined as: 
𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇 = min(𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇 ,𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇 )  (39) 
In this case, 𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇  is the drain-to-source voltage, for which the critical voltage 
of the channel is reached. The velocity saturation can be described either by a 
constant voltage or as a voltage dependent expression [16]. 
4.3.3 Deep submicron MOSFET model 
For newer technologies, more and more non-ideal effects emerge, which 
influences the transistor characteristics. In order to consider these, some 
further modifications are done to the Shichman-Hodges model. The result is 
the Deep Submicron MOSFET Model (DSMM), defined as [13]: 
𝐼𝐼𝐷𝐷 =
⎩
⎪
⎨
⎪
⎧
0 if 𝑉𝑉𝐺𝐺𝐷𝐷 ≤ 𝑉𝑉𝑇𝑇
𝑘𝑘 �𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇 −
𝑉𝑉𝐷𝐷𝐷𝐷2 � 𝑉𝑉𝐷𝐷𝐷𝐷 (1+𝜆𝜆𝑉𝑉𝐷𝐷𝐷𝐷 )1+𝑉𝑉𝐷𝐷𝐷𝐷
𝑉𝑉𝐶𝐶
if 𝑉𝑉𝐷𝐷𝐷𝐷 ≤ 𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇
𝑘𝑘
𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇
22 (1 + 𝜆𝜆𝑉𝑉𝐷𝐷𝐷𝐷) if 𝑉𝑉𝐷𝐷𝐷𝐷 > 𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇
   (40) 
Here 𝑉𝑉𝐶𝐶 is the critical voltage, above which the mobility of the channel is 
degraded. It should be noted that the denominator (1 + 𝑉𝑉𝐷𝐷𝐷𝐷 𝑉𝑉𝐶𝐶⁄ ), is a 
compensating factor for the field dependence of the mobility. The velocity 
saturation in this model is described by a voltage dependent expression:  
�𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇(𝑉𝑉𝐺𝐺𝐷𝐷) = 𝑉𝑉𝐶𝐶 ��1 + 2 𝑉𝑉𝐺𝐺𝐷𝐷 −𝑉𝑉𝑇𝑇𝑉𝑉𝐶𝐶 − 1��  (41) 
In the DSMM, the pinch-off saturation is left out because velocity saturation 
occur well before the pinch-off saturation condition is met. 
The dependence of the saturation voltage on the gate-to-source voltage is 
shown in Figure 18. It is clearly observed that the saturation voltage follows a 
square root dependence, with an increasing saturation voltage for higher 
gate-to-source voltages. As expected, the expression does not apply in the 
cut-off region. 
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Figure 18 – Saturation voltage dependence on the gate voltage.  
The critical voltage is set to 0.08 V and the threshold voltage to 0.1 V. 
4.3.4 Proper deep submicron MOSFET model 
The DSMM suffers from the fact that it cannot be solved analytically with an 
exact solution, even for relatively simple differential equations. However, by 
introducing some small modifications it is possible to make it solvable. One 
approach is using the proper deep submicron MOSFET model (PDSMM): 
𝐼𝐼𝐷𝐷 =
⎩
⎨
⎧
0 if 𝑉𝑉𝐺𝐺𝐷𝐷 ≤ 𝑉𝑉𝑇𝑇
𝑘𝑘 �𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇 −
𝑉𝑉𝐷𝐷𝐷𝐷2 �𝑉𝑉𝐷𝐷𝐷𝐷(1 + 𝜆𝜆𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇 ) if 𝑉𝑉𝐷𝐷𝐷𝐷 ≤ 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇
𝑘𝑘
𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇
22 (1 + 𝜆𝜆𝑉𝑉𝐷𝐷𝐷𝐷) if 𝑉𝑉𝐷𝐷𝐷𝐷 > 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇    (42) 
It can be seen that the saturation region is the same as in the DSMM. On the 
other hand, the linear region more resembles the Shockley-Sah model, in that 
there is no 𝑉𝑉𝐷𝐷𝐷𝐷  dependence on the channel length modulation [13]. 
4.3.5 Jansson–Berg model 
To account for the high resistance in the nanowires, the PDSMM is modified 
to include a series resistance, 𝑅𝑅𝑝𝑝. Additionally, the series resistance emulates 
the same curve form changes as the channel length modulation. This means 
that the channel length modulation, can be neglected and it is therefore 
excluded. As the WIGFET transistor in many cases consists of an array of 
nanowires, the number of nanowires, 𝑁𝑁, is included as well. Since the model 
should describe a vertical cylindrical geometry, the gain factor is modified to 
take the inputs of the nanowire radius, 𝑅𝑅, and the gate height, 𝐿𝐿: 
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�𝑘𝑘 = 𝑘𝑘′𝜋𝜋 2𝑅𝑅
𝐿𝐿
� (43) 
The factor 2𝜋𝜋 in this substitution is due to the conversion from the nanowire 
radius to a circumference. The circumference should correspond to the gate 
width in a conventional, planar MOSFET. 
In order to simplify the analytical analysis and circuit calculations, the 
Jansson–Berg model is formulated by two effective conductance substitutions, 
𝜎𝜎𝐿𝐿(𝑉𝑉𝐺𝐺𝐷𝐷 ,𝑉𝑉𝐷𝐷𝐷𝐷), in the linear region and 𝜎𝜎𝐷𝐷(𝑉𝑉𝐺𝐺𝐷𝐷 ,𝑉𝑉𝐷𝐷𝐷𝐷) in the saturation region: 
�𝜎𝜎𝐿𝐿(𝑉𝑉𝐺𝐺𝐷𝐷 ,𝑉𝑉𝐷𝐷𝐷𝐷) = � 1
𝑘𝑘�𝑉𝑉𝑝𝑝𝑙𝑙𝑖𝑖 (𝑉𝑉𝐺𝐺𝐷𝐷 )−𝑉𝑉𝐷𝐷𝐷𝐷2 � + 𝑅𝑅𝑝𝑝�−1�  (44) 
�𝜎𝜎𝐷𝐷(𝑉𝑉𝐺𝐺𝐷𝐷 ,𝑉𝑉𝐷𝐷𝐷𝐷) = � 2𝑉𝑉𝐷𝐷𝐷𝐷𝑘𝑘𝑉𝑉𝑝𝑝𝑙𝑙𝑖𝑖2 (𝑉𝑉𝐺𝐺𝐷𝐷 ) + 𝑅𝑅𝑝𝑝�−1�  (45) 
It will be shown in section 8.3 that these two substitutions converge into a 
simple 𝜎𝜎, dependent only on the supply voltage. With these substitutions 
made, the model has a remarkably simple expression as shown below: 
𝐼𝐼𝐷𝐷 = 𝑁𝑁𝑉𝑉𝐷𝐷𝐷𝐷 �0 if 𝑉𝑉𝐺𝐺𝐷𝐷 ≤ 𝑉𝑉𝑇𝑇𝜎𝜎𝐿𝐿(𝑉𝑉𝐺𝐺𝐷𝐷 ,𝑉𝑉𝐷𝐷𝐷𝐷) if 𝑉𝑉𝐷𝐷𝐷𝐷 ≤ 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇
𝜎𝜎𝐷𝐷(𝑉𝑉𝐺𝐺𝐷𝐷 ,𝑉𝑉𝐷𝐷𝐷𝐷) if 𝑉𝑉𝐷𝐷𝐷𝐷 > 𝑉𝑉𝐷𝐷𝐴𝐴𝑇𝑇    (46) 
4.3.6 Summary of MOSFET models 
In Figure 19, a summary of the different MOSFET models is presented, with an 
increasing accuracy and complexity. 
4.4 Semi-analytical WIGFET model 
One of the drawbacks with the simple MOSFET models is that they are 
somewhat lacking in the physical description of the transport mechanics in the 
nanowire. Continued scaling of the device dimensions introduces large 
contributions of quantum effects to the electrical properties. Especially the 
diameter of the wire is important since it directly affects the band structure, 
due to quantum confinement [17]. With very short gate lengths, there are also 
many short-channel effects that some of the simplest models do not take into 
account.  
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Figure 19 – Flowchart of the different MOSFET models with an increasing accuracy and complexity. 
One promising model has been reported by [5], which has been deemed 
interesting for further analysis. Although much more complex than a simple 
MOSFET model, it has a relatively simple physical description. 
4.4.1 Modelling 
The model is based on drift-diffusion, instead of the more popularly modelled 
ballistic transport. The motivation is that device dimensions have yet to reach 
the limits, in which ballistic transport properties are dominating. The 
derivation of the model is done by calculating the channel charge, while 
considering the one-dimensional density of states and Fermi-Dirac statistics. 
Some simplifications are made, in order to obtain a closed-form expression. 
However, these simplifications also reduce the physical description into a 
more empirical one. In the derivation, the calculations are split up into two 
regions: the “on”-state (𝑉𝑉𝐺𝐺𝐷𝐷 > 𝑉𝑉𝑇𝑇) and the “off”-state (𝑉𝑉𝐺𝐺𝐷𝐷 ≤ 𝑉𝑉𝑇𝑇). As for the 
case with the simple MOSFET models, the cut-off solution is discarded and 
Jansson-Berg
Added series 
resistance
Channel-length 
modulation omitted
Modified for cylindrical 
geometry
Support for multiple 
nanowires in an array
Proper deep submicron
Gate-to-source  voltage dependence on 
saturation voltage No pinch-off saturation
Extended Shichman-Hodges
Velocity saturation Channel-length modulation
Shockley-Sah
Simple MOSFET model Only pinch-off saturation
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assumed to be zero. However, a more complete sub-threshold expression is 
presented in the appendix.  
The drain current is obtained by integrating the channel charge with respect 
to the drain-to-source voltage. Simplifications are done in order to obtain the 
charge and current, resulting in a few empirical parameters. The equations 
below describe the closed form expression of the current: 
𝐼𝐼𝐷𝐷𝐷𝐷 = 𝑁𝑁𝑘𝑘(𝑉𝑉𝐺𝐺𝐷𝐷 − 𝜓𝜓𝑇𝑇 − 𝜑𝜑𝑚𝑚𝑝𝑝 + 𝜗𝜗(𝑉𝑉𝐺𝐺𝐷𝐷) )  
∙ �𝑉𝑉𝐷𝐷𝐷𝐷 + 𝜂𝜂𝜑𝜑𝑖𝑖ℎ �1 − 𝑒𝑒−𝑉𝑉𝐷𝐷𝐷𝐷𝜂𝜂𝜑𝜑𝑖𝑖ℎ��  (47) 
It should be remarked that the mobility in the process transconductance 
coefficient is field-dependent, as described in section 2.2.2.  
The 𝜂𝜂-parameter represents a part of the gate-to-source voltage dependence: 
𝜂𝜂 = 1 + 𝜒𝜒(𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝑇𝑇)𝛾𝛾   (48) 
Here 𝜒𝜒 and 𝛾𝛾 are empirical parameters. The parameter 𝜗𝜗(𝑉𝑉𝐺𝐺𝐷𝐷) is highly 
dependent on the band structure of the nanowire and is defined as: 
�𝜗𝜗(𝑉𝑉𝐺𝐺𝐷𝐷) = 𝜆𝜆1+𝜋𝜋𝑊𝑊𝐶𝐶𝐺𝐺2𝜆𝜆2    
−  
�(𝜆𝜆1+𝜋𝜋𝑊𝑊𝐶𝐶𝐺𝐺 )2−4𝜆𝜆2�𝜆𝜆0−𝜋𝜋𝑊𝑊𝐶𝐶𝐺𝐺 (𝑉𝑉𝐺𝐺𝐷𝐷 −𝜑𝜑𝑚𝑚𝑝𝑝 −𝜓𝜓𝑇𝑇)�2𝜆𝜆2 �  (49) 
4.4.2 Structural parameters 
It is by the 𝜆𝜆𝑗𝑗 -parameters that the band structure directly affects the device 
characteristics. These parameters are ideally voltage dependent, but in order 
to allow for a simple integration, they are assumed voltage-independent. The 
expression to calculate the voltage-independent 𝜆𝜆𝑗𝑗 , is given by: 
𝜆𝜆𝑗𝑗 = −√2𝜋𝜋ℎ 𝑞𝑞2 𝜑𝜑𝑖𝑖ℎ1−𝑗𝑗𝑗𝑗 ! Li12−𝑗𝑗 (−1)𝜌𝜌𝑗𝑗𝜑𝜑  (50) 
An advanced function, known as a polylogarithm, Li𝑝𝑝(𝑧𝑧), appears. This is 
defined as: 
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Li𝑝𝑝(𝑧𝑧) = ∑ �𝑧𝑧𝑘𝑘𝑘𝑘𝑝𝑝�∞𝑘𝑘=1   (51) 
In order to get an accurate description of the channel charge, an infinite 
number of 𝜆𝜆𝑗𝑗  have to be applied to the model. In order to acquire a simple 
expression, only three such parameters are used in combination with 
correction factors that account for the misalignment. These correction factors, 
𝜌𝜌1 and 𝜌𝜌2, are empirical and the they should have a value near unity.  
Pre-calculation 
Many of the 𝜆𝜆𝑗𝑗 -parameters can be pre-calculated and an internal relation 
between them can be established. This means that only the band structure 
parameter, 𝜑𝜑, defined in section 2.6, has to be found. The resulting relations 
are presented below: 
�
𝜆𝜆0 ≈ 5.87 ∙ 10−5 ∙ 𝜑𝜑𝑖𝑖ℎ𝜑𝜑
𝜆𝜆1 ≈ 3.69 ∙ 10−5 ∙ 𝜌𝜌1𝜑𝜑
𝜆𝜆2 ≈ 0.58 ∙ 10−5 ∙ 𝜌𝜌2 1𝜑𝜑𝑖𝑖ℎ 𝜑𝜑   (52) 
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Part V MODELLING METHODS 
5.1 Software 
During the course of the project, an in-house MatLab based software suite, 
providing tools for modelling and circuit design, has been developed. By 
providing a direct import interface, with support for the xls-files generated by 
the probe-stations, it is aimed at complete integration and automation of the 
measurement-simulation workflow. A screenshot of the modelling 
environment is shown in Figure 20.  
 
Figure 20 – A screenshot depicting the graphical user interface of the modelling software. 
5.1.1 Data correction 
As have thoroughly been experienced by the authors, measurement data is 
often not of an adequately high quality, to be reproducibly modelled. Often, 
data is deviating, even if it originated from the same sample. This might be 
caused by the utilization of different measurement setups, use of varying 
measurement techniques or that measurements are performed during 
different times. To circumvent this problem, a data correction algorithm is 
implemented, which provides a method to compensate for these deviations.  
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Specifically, the data correction is used to match the 𝑉𝑉𝐺𝐺𝐷𝐷  curve to the 𝑉𝑉𝐷𝐷𝐷𝐷  
curves or vice versa. In this case, it is up to the discretion of the user, to decide 
which of the curves that is acting as control data. The data correction 
algorithm searches for values to be corrected in the control data and updates 
the appropriate parameters of the other data set accordingly. This method is 
highly effective in providing the fitting methods with unambiguous data, at 
the expense of a slightly reduced realism and increased uncertainty. 
5.1.2 Quality evaluation 
For automated software to be able to evaluate the quality of a proposed 
solution, it needs to be provided with precisely defined metrics of an 
unambiguous quality. This is especially important when programming 
intelligent algorithms, as will be discussed further below. Having a quality 
metric with a direct feedback is also an important tool when doing manual 
curve fitting. Another important property is that it increases the objectivity of 
the modelling.  
The quality, 𝑄𝑄, in this case is simply defined as the mean percentage 
difference between the simulated, 𝑓𝑓𝐷𝐷, and measured data, 𝑓𝑓𝐷𝐷, for all data 
points, 0 ≤ 𝑥𝑥 ≤ 𝑁𝑁: 
𝑄𝑄 = 1
𝑁𝑁
∑ �
𝑓𝑓𝐷𝐷(𝑥𝑥)
𝑓𝑓𝐷𝐷 (𝑥𝑥) if 𝑓𝑓𝐷𝐷(𝑥𝑥) ≥ 𝑓𝑓𝐷𝐷(𝑥𝑥)
𝑓𝑓𝐷𝐷 (𝑥𝑥)
𝑓𝑓𝐷𝐷(𝑥𝑥) if 𝑓𝑓𝐷𝐷(𝑥𝑥) < 𝑓𝑓𝐷𝐷(𝑥𝑥)�𝑁𝑁𝑥𝑥=0   (53) 
5.1.3 Parameter determination 
In order to determine the parameters in the transistor models, a range of 
different methods can be applied. In Figure 21, an overview of a handful of 
available approaches is shown. The chart is roughly divided into one 
theoretical and one practical part. The difference is that the theoretical 
methods can be applied before measurements are made. In contrast, the 
practical methods are dependent on measurement data for the extraction. 
Manual testing 
The most easily implemented and straightforward optimization method, to 
quantify unknown parameters, is using manual identification. Although 
generally considered very time-consuming, an experienced user can fit model 
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parameters to measured data in a matter of minutes. This, however, requires 
an extensive knowledge about the inner workings of the model. Particularly, 
how different parameters influence, not only the curve shape, but also other 
parameters. Time consumption is a crucially prohibiting factor when large 
batches of measurement data need to be quantified and properly modelled. 
Batch processing of different measurement series is generally a requirement, 
in order to increase the model confidence and being able to determine the 
behaviour of process-independent variables. 
Parameter calculation 
Many model parameters are possible to calculate theoretically, or 
alternatively being extracted from tables. It is convenient if as many 
parameters as possible can be pre-calculated, as this limits the need of 
processing power. Additionally, pre-calculation consolidates the connection of 
the model to underlying physics. An example of a model relying heavily on 
parameter calculation is the Compact Circuit NWFET model described in 
section 4.3.6. 
 
Figure 21 – Hierarchical chart showing a summary of 
 the different applied parameter determination methods.  
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Parameter extraction 
Other models are constructed around parameter extraction directly from the 
measurement data curves. An example of a model relying heavily on 
parameter extraction is the well-known Shichman-Hodges model, utilizing 
conventional parameters such as threshold voltage and channel length 
modulation. For a detailed walkthrough of different extraction methods for 
device parameters, see section 5.2. 
Brute-force sweeping 
For parameters that are neither extractable from measurement data, nor 
possible to calculate, manual testing is an alternative. However, this method is 
very difficult and time consuming and when processing large batches of data, 
manual testing quickly becomes an unmanageable task. The key to successful 
batch processing is automation. Automation ensures minimal user interaction 
and maximum reproducibility, as it eliminates user partiality and 
preconceptions.  
The simplest and most apparent method to automate a parameter fitting 
process, is sweeping the different parameters within plausible limits, followed 
by an evaluation of the simulation quality. The problem with this approach is 
that the execution time of such a sweep grows exponentially with the number 
of parameters. This means that it rapidly becomes impractical, if not entirely 
unusable, for more than a few variables. In order to decrease the number of 
parameter sweeps, a combination with other extraction methods is 
recommended for as many parameters as possible. 
Intelligent algorithms 
In order to decrease the number of tested parameter sets, more refined 
algorithms need to be developed. In this work an algorithm is proposed, 
utilizing random steps within an intelligently defined search area. The basic 
flow during execution begins with a random step of all swept parameters: 
𝐴𝐴𝑛𝑛+1 = 𝐴𝐴𝑛𝑛 ∙ �1 + rand ∙ (1 − 𝑄𝑄𝑛𝑛)�  (54) 
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Here 𝐴𝐴 is the parameter value, n the recursive index, rand a random number 
and Q the curve quality in comparison with the measurement curve. The 
random number is in the simple case, just a rectangular distribution between 
−1 and 1. 
After each of the iterations, a quality value is calculated. If this new quality is 
higher than the last, the value is saved and the iterations continue. However, 
if the quality is worse, the recursion is rolled back one step and new random 
numbers are generated. This results in a narrower search interval for an 
increasing curve quality, allowing further quality refinement.  
By using this algorithm, it is possible to achieve a near-perfect fitting for four 
parameters in fewer than 100 iterations. One important advantage of this 
algorithm is scalability; it could easily be adopted to sweep tens of parameters 
with realistically achievable calculation times. 
Any multi-variable system show increasingly complicated behaviour with the 
number of variables involved in the problem. A complex system often has a 
large quantity of local minima and maxima. This constitutes a problem in any 
stochastic optimization process, when the global optimum is wanted. For a 
random number based solution, the optimization variable is most likely to 
approach the nearest minima or maxima as schematically shown in Figure 22. 
However, there is no guarantee that this is the best possible optimization. 
 
Figure 22 – Randomly placed points tend to approach the nearest minima. In the case of the black point it 
may get stuck at a local minimum. The green point however, finds the global minimum.  
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By changing the distribution of the random number generator from 
rectangular to another distribution, the algorithm may be further refined. A 
commonly used distribution is a normal distribution with an expectation value 
of zero. This allows for a more focused stepping in addition to a small 
probability of steps up to infinity. This means that the time for refining an 
optimum is decreased, while at the same time allowing a finite probability to 
skip any local minima. 
Regression analysis 
A powerful method for fitting arbitrary, theoretical models to measurement 
data is the built-in function in MatLab, called lsqcurvefit. This works by using 
regression-analysis to fit a predefined function to data, such as a transistor 
model, by using the least-square method. However, this tool is not included in 
the standard MatLab package and in order to avoid potential licensing 
problems, it is not used in the standard version of the modelling suite. For 
users that have access to this function, the modelling can be speeded up 
considerably. 
5.2 Parameter extraction methods 
Essentially, there are only a small number of parameters that there is a need 
to estimate in the fitting process. Many of the parameters may be extracted 
directly from data, including threshold voltage, saturation voltage, channel-
length modulation and series resistance. However, care should be taken, as 
the extraction may not always result in the best possible parameters for the 
model fitting. 
5.2.1 Threshold voltage 
The threshold voltage is one of the most commonly used parameters in the 
characterization of a transistor. There are many methods to determine this 
parameter [18], [19], but the following has been decided due to its simplicity 
and robustness. It is proposed that the threshold voltage may be extracted by 
finding the maximum transconductance from the 𝐼𝐼𝐷𝐷 − 𝑉𝑉𝐺𝐺𝐷𝐷  characteristics and 
extrapolating the linear slope around that point down to the 𝑉𝑉𝐺𝐺𝐷𝐷 − axis [20], 
as illustrated in Figure 23(a).  
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The transconductance is defined as: 
𝑒𝑒𝑚𝑚 = 𝜕𝜕𝐼𝐼𝐷𝐷𝜕𝜕𝑉𝑉𝐺𝐺𝐷𝐷   (55) 
5.2.2 Saturation voltage 
The saturation voltage might be qualitatively decided directly from the 
𝐼𝐼𝐷𝐷 − 𝑉𝑉𝐷𝐷𝐷𝐷  characteristics. However, this becomes increasingly difficult for large 
channel-length modulations or non-ideal curve shapes. Drain currents above 
and below the saturation point exhibit, a more or less linear dependence on 
the drain-to-source voltage. This makes it possible to distinguish these regions 
from the saturation point by taking the second derivative of the 𝐼𝐼𝐷𝐷 − 𝑉𝑉𝐷𝐷𝐷𝐷  
characteristic and extracting the minimum point. An example of one of these 
extractions can be seen in Figure 23(b). By using this method, no distinction is 
made for the type of saturation, i.e. velocity saturation or pinch-off saturation. 
    
Figure 23 – Method used to extract the threshold voltage (a), the saturation voltage (b), the channel-
length modulation (c) and the series resistance (d). It should be noted that in order to acquire a noise 
immune derivative curve, a polynomial fitting is used on the measurement data. 
(d) (c) 
(b) (a) 
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Critical voltage 
For devices with sub-100 nm gate lengths, it can be assumed that the 
saturation is caused by short-channel effects. In the case of the PDSMM, the 
saturation can be described by (41). This means that the critical voltage, 𝑉𝑉𝐶𝐶, 
can be calculated if the saturation voltage is known. Isolating 𝑉𝑉𝐶𝐶 in this 
expression results in the following equation: 
𝑉𝑉𝐶𝐶 = −𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇22(𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇 −𝑉𝑉𝐺𝐺𝐷𝐷 +𝑉𝑉𝑇𝑇)  (56) 
5.2.3 Channel-length modulation 
The channel-length modulation is also extracted by linear extrapolation, but in 
this case from the saturation region. The extraction of the channel-length 
modulation parameter, 𝜆𝜆, is done by determining the slope of the 
extrapolated curve, as seen in the following equation: 
𝐼𝐼𝐷𝐷 = 𝐼𝐼𝐷𝐷′ + 𝜆𝜆𝐼𝐼𝐷𝐷′ 𝑉𝑉𝐷𝐷𝐷𝐷   (57) 
An example of this linear extrapolation is presented in Figure 23(c). 
5.2.4 Series resistance 
Extraction of the series resistance is done by deriving the equivalent 
resistance of the transistor by dividing the measured drain-to-source voltage 
with the transistor current. This resistance is then plotted against the gate 
voltage and is extrapolated towards infinity utilizing the least square method 
to do a power regression analysis. The least square method is a powerful 
statistical method to find approximate solutions when dealing with over-
determined systems. In the regression analysis, the values 𝑅𝑅, 𝑙𝑙 and 𝑏𝑏 are 
determined: 
𝑉𝑉𝐷𝐷𝐷𝐷
𝐼𝐼𝐷𝐷
= 𝑅𝑅𝑝𝑝 + 𝑙𝑙𝑉𝑉𝐺𝐺𝐷𝐷𝑏𝑏   (58) 
It can be seen that the resistance, 𝑅𝑅, should be equal to the series resistance, 
𝑅𝑅𝑝𝑝, if the exponent, 𝑏𝑏, is negative and the gate voltage approaches infinity. 
The resistance for the transistor is assumed negligible when it is completely 
on. An example of this extrapolation is shown in Figure 23(d). 
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Compensation 
When modelling the transistor behaviour, it is important that the different 
parameters are not dependent on each other. As the series resistance 
influences the curve form as well as the nature of the parameter values, it is 
necessary to compensate the parameter extraction methods for this effect. To 
achieve intrinsic parameters, the series resistance is first extracted, followed 
by its subtraction from the measurement data. From this new curve, it should 
be possible to calculate parameters, not dependant on the series resistance. 
However, this is not always the case as the curve form may show unexpected 
behaviour due to artefacts from the series resistance subtraction. The series 
resistance compensation in the software should thus be used, only with 
uttermost caution. 
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Part VI NWFET PARAMETERS 
6.1 Quality of MOSFET-models 
In this part of the report, the results of the model fitting to the NWFET data 
are presented. Before a more complete analysis can be done for the 
transistors, it is evaluated which one of the simple models that best represent 
the transistor. In Figure 24, the qualities of the different MOSFET models are 
evaluated. It can be seen that the Shockley-Sah model overestimates the 
current, probably due to exclusion of velocity saturation. The model is 
therefore deemed unusable. Acceptable results are achieved with both the 
Shichman-Hodges and Proper Deep Submicron models, with correspondence 
of about 89% respectively 92%. As the Proper Deep Submicron model shows a 
significant increase in simulation quality, as well as providing better scalability, 
it is decided to be the primary model for the analytical analysis. It should be 
noted that all these models are modified with the Jansson-Berg modifications. 
 
Figure 24 – (a) and (b) shows a comparison between the different simple  
MOSFET models for the VDS and VGS characteristics respectively. 
6.1.1 Importance of series resistance 
The impact of the series resistance is clearly illustrated in Figure 25, showing 
the PDSMM with and without modification for series resistance. It is apparent 
that no significant results can be achieved by ignoring this resistance. This 
result indicates that if the series resistance could be minimized, a large 
increase in drive current is to be expected.  
(a) (b) 
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Figure 25 – (a) and (b) depicts the impact of added series resistance. 
6.2 PDSMM Characterization 
By using the intelligent algorithm to optimize an extended range of modelling 
samples, a complete characterization of the transistor behaviour is acquired. A 
summary of the derived parameters are presented as a box plot in Figure 26, 
illustrating the data range and quartiles as well as the median values marked 
with dots. Figures that are more precise are presented in Table 3. The quality 
of the fittings, for the corresponding data sets, ranges between about 87% 
and 96%. 
6.2.1 Analysis 
It can be seen that the deviation is reasonably low, considering the unrefined 
state of the processing techniques. Especially, the material dependent 
parameters, 𝑉𝑉𝐶𝐶 and 𝑘𝑘, have a relatively low deviation in respect to the mean 
values. The data set is polluted by the presence of some samples at extreme 
values, which is probably due to failures in the processing or measurements. 
The largest problem, from a circuit design perspective, is the limited control of 
the threshold voltage, which ranges from negative to positive values.  
Another limiting factor is the high series resistance, which later will be shown 
to be severely degrade the circuit performance. The channel-length 
modulation factor, 𝜆𝜆, is found to be very low for most transistor. This indicates 
that it is a valid approximation to neglect this effect. The high channel-length 
modulation for a few devices is probably due to failures in the series 
resistance extraction or modelling. 
  
(a) (b) 
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Figure 26 – Box plot illustrating the distribution of parameter values. 
 𝑽𝑽𝑻𝑻 (V) 𝑽𝑽𝑪𝑪 (V) 𝒌𝒌
′  (µA/V2) 𝝀𝝀 (V-1) 𝑹𝑹𝒔𝒔 (kΩ) 
Mean 0.028 0.088 830 0.20 9.8 
Median 0.008 0.083 810 0.11 8.4 
Min -0.052 0.043 660 0.01 5.4 
Max 0.128 0.163 1070 0.87 16.2 
TABLE 3 – SUMMARY OF PARAMETER VALUES FOR THE FITTED CURVES. 
6.2.2 The test transistor 
To progress with the circuit design, a benchmarking set of parameters is 
determined, inspired by the parameters in Table 3. As the Jansson-Berg model 
predicted, the channel-length modulation can be negligible in favour to the 
series resistance. The exclusion of the channel-length modulation from the 
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parameter set, simplifies the following analytical analysis. The other values are 
rounded to improve remembrance and are from now on denoted as the test 
transistor parameters, as presented in Table 4. 
 𝑽𝑽𝑻𝑻 (V) 𝑽𝑽𝑪𝑪 (V) 𝒌𝒌
′ (µA/V2) 𝝀𝝀 (V-1) 𝑹𝑹𝒔𝒔 (kΩ) 
Value 0.1 0.08 800 0 8.0 
TABLE 4 – THE TEST TRANSISTOR PARAMETER SET. 
6.2.3 Characteristics 
By using the test transistor parameters from Table 4, a more detailed 
transistor characteristic is constructed. This is illustrated in Figure 27. 
 
Figure 27 – Test transistor DC characteristic plotted against  
(a) drain-source voltage and (b) gate-source voltage. 
6.3 WIGFET Model 
Since there are only four different empirical parameters to account for in the 
model, fitting to the data should be relatively unproblematic. All other 
physical parameters can be either measured or calculated. However, due to 
the complexity of the calculations and uncertainties of physical data, not all of 
these are solved conventionally. A more insightful analysis is complex enough 
to be suitable for an independent project and is out of the scope of this thesis. 
The primary focus is to evaluate the suitability of the model to be used in 
future WIGFET characterizations. 
(a) (b) 
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6.3.1 Band structure 
The band structure for the nanowires with a diameter of 50 nm is not 
calculated. However, calculations have been presented in e.g. [17], for 
nanowires up to 25 nm in diameter. As the band structure is not calculated, 
the structural parameters, 𝜆𝜆𝑗𝑗 , has to be empirically fitted, in order to 
characterize the transistor.  
6.3.2 Doping concentrations 
To calculate the work function difference, the doping concentration has to be 
extracted from measurements. This data cannot be produced, as of the 
moment of writing, but it is estimated that the needed measurements can be 
performed sometime in the near future. Until then, the work function 
difference also has to be tested during the fitting process. The calculation of 
the surface potential at threshold point, suffers from the same problem. The 
necessary data simply does not exist yet, implying that this parameter as well 
has to be empirically fitted. 
6.3.3 Model fitting 
The total number of unknown parameters needed to model the transistor 
behaviour thus adds up to nine. However, with the derived relation between 
the different 𝜆𝜆𝑗𝑗 -parameters established, this number is reduced. In addition, 
the work function difference and surface potential at threshold point can be 
combined into one parameter. These two simplifications imply that six 
parameters have to be empirically decided.  
It is easily realized that such as large number of arbitrary parameters results in 
a huge amount of possible solutions to the problem. Even so, some good 
qualified guesses can be made. Initial analysis shows that the curvature of the 
model can be made to match the measurement data closely, with a mobility 
and saturation velocity around 550 cm2 Vs⁄  and 200 km s⁄ , respectively. 
These values are physically realistic and close to the values extracted from the 
Jansson-Berg model.  
It is found that a complementary, simple model, such as the Jansson-Berg 
model, simplifies the model fitting considerably. This is due to the possibility 
to extract e.g. the mobility and saturation velocity from this model, thereby 
reducing the number of unknown parameters. This is a functionality that 
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should be further investigated in the future followed by a more intricate 
implementation into the automated workflow. 
The important parameters used in the final modelling with the NWFET model 
are presented in Table 5: 
 
𝑽𝑽𝑻𝑻 
(V) 
𝝁𝝁𝟎𝟎 
(cm2V-1s-1) 
𝒗𝒗𝒔𝒔𝒔𝒔𝒕𝒕 
(m/s) 
𝑪𝑪𝑮𝑮 
(aF) 
𝑹𝑹𝑮𝑮 
(kΩ) 
Value 0.09 1300 2.0·105 6.4 8.0 
 
𝝍𝝍𝑻𝑻 + 𝝋𝝋𝒎𝒎𝒔𝒔 
(V) 
𝜑𝜑 𝝌𝝌 
(V-1) 
𝜸𝜸 𝝆𝝆𝟏𝟏 𝝆𝝆𝟐𝟐 
Value 0.18 7.1·10-5 0.5 1 1 1 
TABLE 5 – PARAMETERS USED IN THE NWFET MODEL FITTING. 
 
Figure 28 – NWFET model characteristics created form manual fitting to measurement data 
6.3.4 Quality 
Figure 28 shows an example of a data fitting to the model. It is deemed 
extremely time consuming to estimate parameters, resulting in an adequate 
fitting quality. However, there is no reason why this model should not be able 
to characterize WIGFET transistors properly. The modelling process will be 
immensely improved if some additional measurement data is obtained and a 
calculation of the band structure is done.  
6.3.5 Characteristics 
Because of time constraints, the analysis of the NWFET-model is not as 
detailed as that for the PDSMM. This is mainly due to the many unknown 
(a) (b) 
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parameters that need to be empirically fitted. The model is not represented in 
the modelling software in a complete form but the framework is there to 
incorporate it easily. The same is true for most other model that could be of 
interest.  
The analysis of the measured nanowire transistor data with the Analytical 
Compact Circuit model for Nanowire FETs has resulted in the output 
characteristics, shown in Figure 29. It should be noted that the current shows 
more saturation for an increasing gate-to-source voltage, than in the PDSMM. 
This is most likely due to the voltage dependence on the mobility in the 
NWFET model. It is probable that the behaviour of the NWFET model is the 
more realistic of the two.  
 
Figure 29 – The full NWFET model characteristics from this analysis. 
 
(a) (b) 
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Part VII CIRCUIT DESIGN 
7.1 Logic families 
Digital circuits can be based on a number of 
different logic families, offering different switching 
performance, power consumption and integration 
complexity.  
7.1.1 CMOS 
The conventional logic family for digital circuits is 
CMOS, which offers both high switching speeds 
and low power dissipation. A requirement for 
CMOS is the availability of both n- and p-type 
transistors. As the nanowire transistors studied 
during the course of this project has no p-type 
counterparts, other logic families need to be 
considered. The most simple and apparent choice 
for this task is ratioed logic, consisting of only n-
type transistors. 
7.1.2 Ratioed logic 
Ratioed logic is based on the principle of using a load transistor instead of a 
pull-up network. The load transistor can be either n- or p-type and of either 
enhancement or depletion mode.  
One of the drawbacks with ratioed logic is an increase in static power 
dissipation in comparison to CMOS. Since there is no p-type device that can 
block the current path when the pull-down network is conducting, a direct 
path is formed from the supply voltage to ground. One advantage, aside from 
not needing p-type transistors, is that ratioed logic offers a lower total 
number of transistors in comparison with e.g. CMOS logic [10]. 
7.2 The inverter 
From now on, a ratioed logic inverter is studied, using a load transistor of n-
type in enhancement mode. The ideal circuit diagram for such an inverter is 
presented in Figure 30. In this case, the gate of the load transistor is 
connected directly to 𝑉𝑉𝐷𝐷𝐷𝐷  at all times, as seen in Figure 30. In theory, the high 
output level should be equal to 𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇, since an n-type transistor cannot 
Figure 30 – A ratioed logic 
inverter in n-type,  
enhancement mode  
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pull an output voltage up to the supply voltage. The low output level does not 
reach zero because of the voltage division between the load transistor and the 
transistors in the pull-down network. The input signal controls the current 
flow of the transistor in the pull-down network and it is easily verified that the 
output node is inverted compared to the input voltage. 
7.3 Figures of merit 
While benchmarking devices, it is important to study well-defined and 
conventional figures of merit. This allows easy comparison between different 
studies and publications. In this project, the relevant figures of merit are given 
below. 
7.3.1 Propagation delay 
An important timing metric, considering the switching speed performance of a 
logic gate, is the propagation delay, 𝜏𝜏𝑝𝑝 . It is usually defined as the time 
between 50 % of the input signal to 50 % output signal strength [10]. There 
may be many different propagation delays for different transitions of a logic 
gate. In that case, a mean value between these diverse values is used to 
represent the overall propagation delay. In the case of a simple inverter, the 
propagation delay is separated into a low-to-high delay time, 𝜏𝜏0→1, and a high-
to-low delay time, 𝜏𝜏1→0. Thus, the propagation delay for an inverter is given by 
the following expression: 
𝜏𝜏𝑝𝑝 = 𝜏𝜏0→1+𝜏𝜏1→02   (59) 
7.3.2 Power dissipation 
In the microelectronics of today, the power dissipation is an increasingly 
important performance metric. This is mainly due to the scaling of CMOS 
devices, dictating that the power consumption per device should be held 
constant while shrinking the device size. Consequently, an ever-increasing 
integration leads to higher power dissipation per chip area. The power 
consumption is usually divided into static and dynamic power consumption for 
the switching and stationary state respectively. 
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Average power consumption 
In the case of a ratioed logic design, the static power consumption is very 
high. This is due to the formation of a direct current path from the supply 
voltage to ground, for a high input signal. In the case of a CMOS inverter, the 
dynamic power should be considered. However, in the case of a ratioed logic 
design, the static power consumption dominates and the contribution from 
the switching may safely be omitted. 
To quantify the power consumption of the ratioed logic inverter, the time 
average, static power consumption is determined for a random input signal. 
The power consumption of a transistor is conventionally defined as the 
current multiplied by the source-to-drain voltage.  
𝑃𝑃𝐴𝐴  = 𝑉𝑉𝐷𝐷𝐷𝐷𝐼𝐼𝐷𝐷  (60) 
Peak power consumption 
In some cases, it might be more relevant to study how large the power 
consumption is at its peak. It might be that interconnects and other circuits 
must be dimensioned to handle large power peaks. However, this is not 
investigated further, as the peak power consumption does not have a 
significant impact on the ideal device performance. 
7.3.3 Power-delay and energy-delay product  
In order to incorporate both the performance and the power consumption 
into a combined figure of merit, the power-delay product (PDP) can be used. It 
represents the energy it takes for a switching to occur. The power-delay 
product is defined as the product between the propagation delay and the 
average power consumption: PDP = 𝜏𝜏𝑝𝑝𝑃𝑃𝐴𝐴   (61) 
For a better metric in deciding the overall performance of the inverter, in 
terms of both energy dissipation and switching speed, the energy-delay 
product (EDP) is used. The energy-delay product assigns additional weight to 
the propagation delay, by weighting it with an exponent of 2. [10]: 
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EDP = 𝜏𝜏𝑝𝑝2𝑃𝑃𝐴𝐴  (62) 
This quantity is used in this project as the ultimate performance metric. The 
energy-delay product is used to find the parameters, which gives the best 
possible performance in terms of switching frequency, while at the same 
maintaining a relatively low power consumption. 
7.3.4 Regeneracy 
Regeneracy is an important property for logic gates, as it allows the circuit to 
operate without amplification for arbitrarily large designs. The principle is that 
the threshold voltage should be above 𝑉𝑉𝐼𝐼𝐿𝐿 and below 𝑉𝑉𝐼𝐼𝐻𝐻, in order to avoid an 
opening of the next stage, causing unwanted switching. [10].  
One method to determine regeneracy is to study a ring oscillator. A ring 
oscillator should only oscillate for devices, which have a regenerative 
property. This is the method used in the numerical solution, although the ring 
oscillator is approximated by a linear chain of inverters. Alternatively, the 
regeneracy can be derived through the static output voltage levels. This is the 
method of choice in the analytical solution and will be demonstrated in 
section 8.8. 
Finally, the regeneracy can be determined by studying the voltage transfer 
characteristic (VTC). The VTC should have two stable operating points: above 
and below the 𝑉𝑉𝐼𝐼𝐻𝐻  and 𝑉𝑉𝐼𝐼𝐿𝐿 respectively. Additionally it should be unstable 
between these values. By differentiation of the VTC, the gain characteristic 
relative to the input voltage can be found. It is thus easy to control if the 
absolute slope is below or above unity gain for the different regions [10]. This 
is a good method to use in circuit simulation environments such as Cadence.  
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8.1 Problem formulation 
The inverter design has already been described in section 7.2, but to make a 
full analytical analysis possible, parasitic capacitances and resistances must be 
considered. This, more complex, circuit diagram is depicted in Figure 31(a). It 
should be noted that the series resistances are already incorporated in the 
Jansson-Berg transistor model used for this analysis.  
In the analytical expressions describing the inverter properties, all 
capacitances affecting the output node are lumped together in a single 
capacitance, 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 . This load capacitance greatly influences the performance 
of the inverter, in terms of both power consumption and propagation delay. 
           
Figure 31 – (a) Extended circuit diagram of the ratioed logic inverter. (b) Merging of the capacitances. 
8.1.1 Nodal analysis 
To derive the output of the circuit, the task is to extract the voltage of the 
output node, 𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 , as a function of the input voltage, 𝑉𝑉𝑓𝑓𝑛𝑛 . One way to define 
this problem is to use nodal analysis. Kirchhoff’s first rule, also known as the 
current law, states that sum of all incoming and outgoing currents from a 
node is zero. By using this rule, a differential equation is produced, which 
states how the output is related to the input potential:  
(a) (b) 
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𝑒𝑒𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)
𝑒𝑒𝑖𝑖
= 𝐶𝐶𝑓𝑓𝑛𝑛𝑝𝑝𝑖𝑖𝑖𝑖 𝑒𝑒𝑉𝑉𝑓𝑓𝑛𝑛 (𝑖𝑖)𝑒𝑒𝑖𝑖 +𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 (𝑖𝑖)−𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁 (𝑖𝑖)
𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 +𝐶𝐶𝑓𝑓𝑛𝑛𝑝𝑝𝑖𝑖𝑖𝑖  (63) 
Here 𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  and 𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁  are the currents flowing through the transistors 𝑀𝑀𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  
and 𝑀𝑀𝑃𝑃𝐷𝐷𝑁𝑁  respectively. It is important to note that the currents 𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  and 𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁  
are functions of the gate-to-source and drain-to-source voltages, which 
severely complicates the solution of the equation.  
In the analytical solution, the miller effect is applied to the input capacitance, 
including it in the load capacitance. This should be a valid approximation for 
derivation of the device metrics, but it eliminates potential under- and 
overshoots of the output signal.  
𝑒𝑒𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)
𝑒𝑒𝑖𝑖
= 𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 (𝑖𝑖)−𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁 (𝑖𝑖)
𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒
  (64) 
To provide a complete analysis of the device metrics of the inverter, both 
numerical and analytical solutions are studied.  
8.1.2 Capacitance merging 
Each of the two transistors has four different capacitances, adding up to a 
total of eight, and they can be depicted in Figure 31(b). These can be 
combined into one fan-in and one fan-out capacitance. The fan-out 
capacitance is the contribution to the total load capacitance from the next 
step of a circuit tree. It scales linearly with the number of parallel inverters in 
the following stage.  
It is easily realized that both the source to drain capacitances can be grouped 
together. Any voltage variation on the output node will affect both the 
capacitances in the same way, effectively meaning that they are in parallel. 
Additionally, both the gate capacitances can be added to their respective gate-
to-source parasitic capacitance. This is because, in an NMOS, the channel 
potential is the same as the source potential.  
The parasitic 𝐶𝐶𝐺𝐺𝐷𝐷,𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  is coupled between the same nodes as 𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 , 
meaning that it can be folded and lumped together with the others. In order 
to fold the input capacitance 𝐶𝐶𝐺𝐺𝐷𝐷,𝑃𝑃𝐷𝐷𝑁𝑁 , the Miller effect has to be considered, 
effectively meaning that it is multiplied by a factor of 2. This is due to a voltage 
variation on the input node, resulting in a double variation at the output node, 
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in turn affecting the resulting capacitance. Finally, it is clear that 𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒  can 
be neglected, since it obviously is short-circuited. 
All of the capacitances have now been lumped together into two capacitances 
as given by (65) and (66): 
𝐶𝐶𝑓𝑓𝑙𝑙𝑛𝑛𝑙𝑙𝑖𝑖𝑖𝑖 = 𝐶𝐶𝐺𝐺,𝑃𝑃𝐷𝐷𝑁𝑁 + 𝐶𝐶𝐺𝐺𝐷𝐷,𝑃𝑃𝐷𝐷𝑁𝑁   (65) 
𝐶𝐶𝑓𝑓𝑙𝑙𝑛𝑛𝑓𝑓𝑛𝑛 = 𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑃𝑃𝐷𝐷𝑁𝑁 + 𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 + 𝐶𝐶𝐺𝐺,𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒   +𝐶𝐶𝐺𝐺𝐷𝐷,𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 + 2 ∙ 𝐶𝐶𝐺𝐺𝐷𝐷,𝑃𝑃𝐷𝐷𝑁𝑁   (66) 
8.1.3 Magnitude of parasitic components 
In Figure 32, the relative contribution of the different transistor parasitics are 
studied. This is done for a standard transistor unit cell, utilizing the test 
parameters presented in Table 2,  
 
Figure 32 – (a) Comparison of parasitic capacitances between different electrodes. 
 (b) Comparison between intrinsic and parasitic capacitances. 
Figure 32(a) shows the magnitude for the three capacitance components as a 
function of the number of nanowires in the transistor. It is observed that the 
drain-to-source capacitance is significantly lower than the other two and it 
should be safe to neglect.  
The total parasitic components are also compared to the intrinsic gate 
capacitance, as shown in Figure 32(b). It is clearly shown that the components 
are of comparable magnitude, indicating that the parasitic capacitance is very 
large. 
(a) (b) 
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8.1.4 Load capacitance 
The load capacitances, affecting the performance of the inverter, is the sum of 
𝐶𝐶𝑓𝑓𝑙𝑙𝑛𝑛𝑙𝑙𝑖𝑖𝑖𝑖  and 𝐶𝐶𝑓𝑓𝑙𝑙𝑛𝑛𝑓𝑓𝑛𝑛 . Both of these capacitances are multiplied with an integer 
factor, based on the number of fan-in and fan-out devices that are connected 
to the inverter. 
The load capacitance for the inverter is shown in Figure 33(a), as a function of 
the number of nanowires in the load and PDN transistor, with a fan-out of 
one. As expected, the load capacitance increases with the number of wires in 
both transistors. It is therefore expected that, in order to increase the 
performance of the inverter, the number of nanowires should be minimized. 
 
Figure 33 – (a) The dependence of the load capacitance on the number of nanowires in the load and PDN 
transistors dependence and (b) dependence of the load capacitance on the inverter fan-out. 
8.1.5 Fan-out dependence 
The gate-to-source capacitance does not directly influence the performance of 
a single inverter. However, an inverter is usually connected to other inverters 
of logic gates. The fan-out is a measure on how many inverters is connected to 
the output of the studied inverter.  
As the gate-to-source capacitance of the fan-out inverters is connected 
directly to the previous output node, it is easily realized that an increasing 
number of fan-out inverters increases the fan-out capacitance. The fan out 
dependence is shown as a plot in Figure 33(b), where the load capacitance is 
plotted against the number of fan-out inverters. It is noted that the load 
capacitance increases greatly with the fan-out and quickly dominates the fan-
in capacitance.  
(b) (a) 
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8.2 Numerical solution 
By using a module of the NWFET modelling suite called the circuit designer, it 
is possible to analyse the numerical solution of common benchmarking 
devices, e.g. inverters and ring oscillators. This is done by numerically solving 
the complex form of the differential equation (63), by using the stiff ordinary 
differential equation solver ode15s in MatLab. From this solution, 
performance metrics are extracted, which may be used for benchmarking 
against competing technologies. A screenshot of the circuit simulation and 
optimization module in the software is shown in Figure 34. 
 
Figure 34 – A screenshot depicting the graphical user interface of the circuit designer. 
8.3 Analytical solution 
Analytical solutions are derived by solving the simple form of the differential 
equation (64), using conventional mathematics assisted by Maple. The 
analytical solution provides the user with a relatively simple set of equations, 
which may be of educational help in understanding the behaviour of the 
circuit. Numerical methods on the other hand, are extremely hard, if not 
impossible, to use for manual calculations. Another advantage of the 
analytical expressions is that they require much less computer power. This 
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makes them useful for large-scale optimizations, as is further investigated in 
section 10.1. 
8.4 Delay times 
By solving the differential equation (63), it is possible to derive the delay times 
analytically. Calculations of the delay times are divided into one solution for 
the low-to-high transition and one for the high-to-low transition. 
8.4.1 Low-to-high 
Firstly, the low-to-high transition, 𝜏𝜏0→1, is considered. In this case the output 
of the inverter is initially at 𝑉𝑉𝑂𝑂𝐿𝐿 , here simply assumed to be 0 V. The input of 
the inverter in this transition is changing from 𝑉𝑉𝐷𝐷𝐷𝐷  to 0 V. From these initial 
conditions, it can be concluded that the load transistor should be in the 
saturation region: 
𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 (𝑖𝑖) = 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 �𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)� ∙ 𝜎𝜎𝐷𝐷�𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)� (67) 
Likewise, the PDN transistor is assumed to be in the linear region: 
𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁(𝑖𝑖) = 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)𝜎𝜎𝐿𝐿�𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑓𝑓𝑛𝑛 (𝑖𝑖),𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)�  (68) 
The inverter input signal, 𝑉𝑉𝑓𝑓𝑛𝑛 (𝑖𝑖), which is at the gate of the PDN transistor, is 
here simply defined as a linear time-dependent function with the fall-time 
coefficient, 𝜏𝜏. 
𝑉𝑉𝑓𝑓𝑛𝑛 (𝑖𝑖) = 𝜏𝜏𝑖𝑖   (69) 
This allows for the solution of the differential equation, with the initial 
condition 𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (0) = 0. As an exact solution of this differential equation is 
extremely difficult, a series expansion of order 2 is used instead. This results in 
the following expression for the output voltage: 
𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖) = 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷 𝑖𝑖𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝜎𝜎 + 𝛰𝛰(𝑖𝑖)  (70) 
Note that a 𝜎𝜎, dependent on the supply voltage and threshold voltage is 
falling out of this solution, which will be the case for many following 
expressions. This 𝜎𝜎 is closely related to the Jansson-Berg substitutions 
described in section 4.3.5. 
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�𝜎𝜎 = � 2𝑉𝑉𝐷𝐷𝐷𝐷
𝑘𝑘𝑉𝑉𝑝𝑝𝑙𝑙𝑖𝑖
2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑇𝑇 ) + 𝑅𝑅𝑝𝑝�−1�  (71) 
Ignoring the higher order terms, 𝛰𝛰(𝑖𝑖), and assuming that 50% of the transition 
time is at 𝑉𝑉𝐷𝐷𝐷𝐷/2, the following expression for the low-to-high delay time is 
derived: 
𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝜏𝜏0→1) = 𝑉𝑉𝐷𝐷𝐷𝐷2 ⇒ 𝜏𝜏0→1 = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝜎𝜎   (72) 
8.4.2 High-to-low 
Secondly, the high-to-low transition is considered as well. Now the inverter 
has an initial output of 𝑉𝑉𝑂𝑂𝐻𝐻 , assumed here to simply be 𝑉𝑉𝐷𝐷𝐷𝐷 . In this case, the 
input is changing from 0 V to 𝑉𝑉𝐷𝐷𝐷𝐷 . From this information, it can be concluded 
that the load transistor should be in the linear region: 
𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 (𝑖𝑖) = 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 �𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)� ∙ 𝜎𝜎𝐿𝐿�𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)�  (73) 
The PDN transistor, on the other hand, is assumed to be in the saturation 
region: 
𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁(𝑖𝑖) = 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)𝜎𝜎𝐷𝐷�𝑖𝑖𝜏𝜏,𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖)�  (74) 
Solution of the differential equation is done with the initial condition that 𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖  
should be 𝑉𝑉𝐷𝐷𝐷𝐷  when the input signal (in this case simply 𝜏𝜏0→1) is at 𝑉𝑉𝑇𝑇: 
�𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 �
𝑉𝑉𝑇𝑇
𝜏𝜏0→1� = 𝑉𝑉𝐷𝐷𝐷𝐷�   (75) 
As this differential equation is even more complex, a series order 4 is needed: 
𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝑖𝑖) = 𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 𝑘𝑘𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙 𝑒𝑒𝜏𝜏0→12 (𝑖𝑖 − 𝑉𝑉𝑇𝑇𝜏𝜏0→1)3 + 𝛰𝛰(𝑖𝑖)  (76) 
Ignoring the higher order terms and assuming that the 50% time of the 
transition is at 𝑉𝑉𝐷𝐷𝐷𝐷/2, the following expression for the high-to-low delay time 
is derived: 
𝑉𝑉𝑙𝑙𝑖𝑖𝑖𝑖 (𝜏𝜏1→0) = 𝑉𝑉𝐷𝐷𝐷𝐷2 ⇒ 𝜏𝜏1→0 = 𝑉𝑉𝑇𝑇𝜏𝜏0→1 + �3𝑉𝑉𝐷𝐷𝐷𝐷 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝜏𝜏0→124𝑘𝑘𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁3   (77) 
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Insertion of the low-to-high delay time into this expression results in the 
following equation: 
𝜏𝜏1→0 = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 � 𝑉𝑉𝑇𝑇2𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝜎𝜎 + � 3𝑉𝑉𝐷𝐷𝐷𝐷4𝑘𝑘𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 𝜎𝜎23 �    (78) 
8.4.3 Propagation delay 
By using the equations above, a complete expression for the propagation 
delay is derived: 
𝜏𝜏𝑝𝑝 = 𝜏𝜏0→1+𝜏𝜏1→02 ⇒ 𝜏𝜏𝑝𝑝 = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2 � 𝑉𝑉𝑇𝑇+12𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝜎𝜎 + � 3𝑉𝑉𝐷𝐷𝐷𝐷4𝑘𝑘𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 𝜎𝜎23 �   (79) 
As the expression for the high-to-low transition is somewhat complicated, 
with a dependence on the low-to-high transition as well as including a cubic 
root, it is desirable to have an easier expression. In this case, the propagation 
delay can be estimated by assuming that the high-low transition is shorter 
than the low-high transition, resulting in the following expression: 
𝜏𝜏𝑝𝑝 = 𝜏𝜏0→1𝛼𝛼 ⇒ 𝜏𝜏𝑝𝑝 = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝛼𝛼𝜎𝜎   (80) 
As numerical simulations have shown, the high-to low transition is generally 
shorter than the low-to-high transition, resulting in 1 ≤ 𝛼𝛼 ≤ 2. In the 
following analytical expressions, both the transitions are assumed to be of the 
same length, i.e. 𝛼𝛼 = 1. 
8.5 Average power dissipation 
The power consumption in a ratioed logic design is dominated by the 
saturation current through the load transistor, while the inverter input is 𝑉𝑉𝐷𝐷𝐷𝐷 . 
Assuming an ideal inverter, with an output-low voltage of 0 V, the power 
dissipation is simply the saturation current multiplied by the supply voltage. In 
this case, the PDN transistor has no power dissipation, as the voltage over the 
transistor is 0 V. 
When the input to the transistor is 0 V, the power consumption is negligible in 
comparison to when the input is 𝑉𝑉𝐷𝐷𝐷𝐷 . Assuming the inverter spends half of its 
time in state 1 and the rest in state 0, the resulting average power dissipation 
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is equal to half the power consumption for a high input. This results in the 
following expression: 
𝑃𝑃𝐴𝐴 = �𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷2 𝜎𝜎+0�2 ⇒ 𝑃𝑃𝐴𝐴 = 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷2 𝜎𝜎2   (81) 
A more correct expression, which is valid and accurate over greater parameter 
ranges, can be derived by considering the static output levels: 
𝑃𝑃𝐴𝐴 = 12 (𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 (𝑉𝑉𝑂𝑂𝐻𝐻 − 𝑉𝑉𝑂𝑂𝐿𝐿)2𝜎𝜎𝐷𝐷(𝑉𝑉𝑂𝑂𝐻𝐻 − 𝑉𝑉𝑂𝑂𝐿𝐿) +  𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁(𝑉𝑉𝑂𝑂𝐿𝐿)2𝜎𝜎𝐿𝐿(𝑉𝑉𝑂𝑂𝐻𝐻 ,𝑉𝑉𝑂𝑂𝐿𝐿)�    (82) 
Expressions for 𝑉𝑉𝑂𝑂𝐿𝐿  and 𝑉𝑉𝑂𝑂𝐻𝐻  is derived in section 8.8. 
8.6 PDP and EDP 
By using the simple analytical expressions, it is now possible to derive the key 
figures of merit, the power-delay product, PDP and energy-delay product, 
EDP: PDP = 𝜏𝜏𝑝𝑝𝑃𝑃𝐴𝐴 = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝜎𝜎 ∙ 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷2 𝜎𝜎2 ⇒ PDP = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷24   (83) EDP = 𝜏𝜏𝑝𝑝2𝑃𝑃𝐴𝐴 = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝜎𝜎 ∙ 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷24 ⇒ EDP = 𝐶𝐶𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒2 𝑉𝑉𝐷𝐷𝐷𝐷2 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒8𝜎𝜎   (84) 
8.7 Influence of series resistance 
The series resistance is severely increasing the complexity of the expressions 
and it would be interesting to investigate in which cases it can be disregarded. 
By identifying terms in the expressions above, it is concluded that it can only 
be disregarded if it is very small in comparison to the equivalent resistance of 
the transistor: 
𝑅𝑅𝑝𝑝 ≪
2𝑉𝑉𝐷𝐷𝐷𝐷
𝑘𝑘𝑉𝑉𝑝𝑝𝑙𝑙𝑖𝑖
2 (𝑉𝑉𝐷𝐷𝐷𝐷 )    (85) 
This relation, with the parameters of the standard test transistor, is plotted 
against the supply voltage in Figure 35. As the series resistance in most cases 
is around 10 kΩ, it is concluded that the series resistance can only be safely 
disregarded for very low supply voltages.  
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Figure 35 – The contribution of the series resistance to the overall resistance. 
8.8 Static voltage levels 
To be able to study if an inverter is regenerative or not, the static voltage 
levels have to be calculated. As a starting point, the nodal analysis from 
section 8.1.1 is used. Static levels are nondependent of time and thus the time 
derivative is equal to zero. As a result, the currents may be assumed equal, i.e. 
𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 = 𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁 . 
8.8.1 Output-high 
When studying the output-high value, the input is set below the threshold 
voltage of the PDN transistor, causing it to operate in the cut-off region 
(𝐼𝐼𝑃𝑃𝐷𝐷𝑁𝑁 = 0). The load transistor should have a far less voltage drop over it than 
the PDN transistor. Since the drain-to-source voltage is equal to the gate-to-
source voltage for the load transistor, it is realized that this transistor as well 
must be in the cut-off region (𝐼𝐼𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 = 0). 
This only applies if the output voltage approaches the output-high voltage 
from a lower voltage. The voltage at which the load transistor enters the cut-
off region is at 𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇, where the condition is met that both currents are 
zero and the voltage cannot increase anymore. It is thus concluded that: 
𝑉𝑉𝑂𝑂𝐻𝐻 = 𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇   (86) 
8.8.2 Output-low 
To find the output-low voltage level, the input voltage is set to 𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇. As 
the output level should be low, the load transistor can be in either the linear 
(a) (b) 
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or the saturation region, depending on e.g. the nanowire ratio. After using the 
Jansson-Berg substitutions, the resulting equation can be formulated as: 
𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 (𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑂𝑂𝐿𝐿)𝜎𝜎𝐿𝐿(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑂𝑂𝐿𝐿) =  = 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁𝑉𝑉𝑂𝑂𝐿𝐿𝜎𝜎𝐿𝐿,𝐷𝐷(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇 ,𝑉𝑉𝑂𝑂𝐿𝐿)  (87) 
This equation is invalid when the output voltage is higher than 𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇, as 
the load transistor approaches the cut-off region. These equations are very 
complicated to solve with an exact solution. One way to go around this 
problem is to search for series solutions. However, the series solutions 
become very complex, as a high order expansion is necessary. 
Simplifications 
In order to not being limited to series solutions, further simplification of the 
original equation is needed. For the linear region, it is assumed that the 
output voltage is sufficiently low to be neglected in comparison to the supply 
voltage. In that case, the equation is simplified to a quadratic equation: 
𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷𝜎𝜎𝐿𝐿(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑂𝑂𝐿𝐿) = 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁𝑉𝑉𝑂𝑂𝐿𝐿(𝑖𝑖)𝜎𝜎𝐿𝐿(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇 ,𝑉𝑉𝑂𝑂𝐿𝐿)  (88) 
Advanced expression 
For the advanced expression, the saturation region is maintained without 
simplifications, while the linear region is simplified as specified above. This 
means that both these expressions are of the second grade, excluding the 
output-low voltage dependence on the saturation voltage of the load 
transistor. The solution of these equations are complicated but are 
reproduced in the appendix. 
As the dependence of the output-low voltage on the load saturation voltage 
has not yet been resolved, it may be compensated for by an iterative method, 
as proposed by e.g. [21]. This is done by calculating the quadratic output-low 
and identifying the correct root, followed by an insertion in the saturation 
voltage and a recalculation of the output-low voltage. However, this method 
does not always converge at extreme values or at the boundary between the 
regions. This means that an alternative method must be developed. 
The solution is to plot the solution of the output-low voltage expression for 
the two regions versus the output-low voltage used in the saturation voltage 
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calculation, as illustrated in Figure 36. It is now just a matter of identifying 
where the output 𝑉𝑉𝑂𝑂𝐿𝐿  is equal to the input 𝑉𝑉𝑂𝑂𝐿𝐿 . This should correspond to the 
value approached by the iterative method. In order to identify these points, a 
help line consisting of the 𝑉𝑉𝑂𝑂𝐿𝐿  in the saturation voltage calculation is used. 
This reduces the problem to calculate, numerically or graphically, the 
intersection between the lines. 
 
Figure 36 – The output-low voltage is calculated by identifying the intersection between the blue curve 
and the curves corresponding to the linear and saturation region of the PDN transistor. 
The solution results in two intersections, one for the linear region and one for 
the saturation region of the PDN transistor. Which of these values that are 
correct, is determined by identifying the regions of the intersection points in 
the PDN transistor. This method is tested against the numerical calculations 
and is determined to be more or less exact. 
Simple expression 
The above method is well suited to use in the developed software, but are 
quite unwieldy for manual calculations. In this case, further simplifications are 
necessary and it is assumed that the PDN transistor constantly is in the linear 
region. Additionally, it is assumed that 𝑉𝑉𝑂𝑂𝐿𝐿  can be neglected compared to 2𝑉𝑉𝑝𝑝𝑙𝑙𝑖𝑖  in 𝜎𝜎𝐿𝐿,𝐷𝐷. By doing this, a linear equation is left: 
𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷𝜎𝜎 = 𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁𝑉𝑉𝑂𝑂𝐿𝐿(𝑖𝑖)𝜎𝜎𝐿𝐿(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇 , 0)  (89) 
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Isolation of 𝑉𝑉𝑂𝑂𝐿𝐿  results in the following simple expression for the output-low 
voltage: 
𝑉𝑉𝑂𝑂𝐿𝐿 = 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 𝜎𝜎 � 1𝑘𝑘𝑉𝑉𝐷𝐷𝑙𝑙𝑖𝑖 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑇𝑇 ) + 𝑅𝑅𝑝𝑝�−1   (90) 
This solution corresponds much worse to the numerical calculations, but it 
should be noted that it imposes more severe restrictions than the advanced 
expression. This means that all parameter combinations determined to be 
regenerative by this formula also will be regenerative in the advanced 
expression. 
8.9 Summary of circuit models 
A summary of the different derived models, with decreasing complexity is 
presented in Figure 37.  
 
Figure 37 – Summary of the different circuit models used for simulations and calculations,  
with decreasing accuracy and complexity. 
Simple analytical model without series resistance
Series resistance omitted
Simple analytical model
Simplified capacitance 
expressions
Simplified timing 
analysis
Output levels omitted 
from power dissipation
Simple model for the 
output low voltage
Advanced analytical model
Miller simplification Timing analysis by series expansion
Numerical Model
Full Capacitance Model Simulation of ring oscillator by linear chain of inverters
Accurate prediction of output 
characteristic
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The numerical solution is the most exact, implementing correct propagation 
delay and power dissipation simulations as well as the full capacitance model. 
The advanced analytical model replaces the numerical methods for the figures 
of merit, but keeps the full capacitance model. The simple analytical model, 
customized for hand calculations, uses simplified expressions for the figures of 
merit, as well as using a reduced capacitance model. The simplest model also 
disregards series resistance. 
The numerical model is used in the circuit simulation software, while the 
advanced analytical model is used in the optimization module. The two simple 
models are designed mainly for manual calculation. 
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Part IX CIRCUIT SIMULATION RESULTS 
9.1 Output characteristic 
By numerical calculations in the software, the output characteristic of the 
inverter is derived. The transistor parameters used during the simulations are 
the test transistor parameters presented in Table 3. For the simulation, the 
Jansson-Berg model is used with the number of nanowires in the load and 
PDN transistors set to three and seven respectively. 
9.1.1 Ideal 
In the case of an ideal input signal, the resulting output characteristic is shown 
in Figure 38.  
 
Figure 38 – Ideal output characteristic of the inverter. 
It is clearly observed that the output characteristic has a non-ideal form as 
predicted by the use of ratioed logic. The output-high is approximately at 
𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇 and the output-low is non-zero. As predicted, the high-to-low 
transition delay is much faster than the low-to-high transition delay. This 
means that it is a valid, although crude approximation to assume that the 
propagation delay is half that of the low-to high transition. This principle is 
applied in the simple analytical model.  
It is also confirmed that the low-to-high transition is approximately linear up 
to the half transition, verifying that the analytical approximation of a linear 
transition is valid. Additionally some over- and undershoots in the transients 
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are observed. These are due to the input capacitance and are lost when using 
the Miller-effect simplification in the analytical solution.  
9.1.2 Self-driven 
However, the use of an ideal input signal is far from the case in a typical 
circuit. This is due to the output from one gate, being the input to the next. 
The conventional method to illustrate this fact is the use of a ring oscillator. As 
this is very difficult to realize with analytical expressions, the ring oscillator is 
approximated as a linear chain of inverters. In order to study the self-driven 
characteristic, the input signal is taken as the output of the 19th stage in the 
chain and the output of the 20th stage is used as the self-driven output 
characteristic. These input and output signals are shown in Figure 39.  
 
Figure 39 – Self-driven output characteristic, simulated as the transition between  
the 19th and 20th stage in a linear chain of inverters. 
9.1.3 Propagation delay 
In order to determine the propagation delay in the numerical solution, the 
linear inverter chain is used once again. This time the output of the stage in 
the middle of the chain is compared to the output at the end of the chain. By 
comparing the displacement of the input pulse, the propagation delay is 
calculated as the delay divided by the number of inverters stages between the 
studied stages. 
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Figure 40 – Propagation delay, illustrated as the difference of characteristics at the  
(a) 10th and (b) 20th stages of the linear chain of inverters 
9.2 Currents 
To determine the power dissipation of the inverter, the currents through the 
individual transistors need to be considered. The currents through the load 
and PDN transistors respectively, are presented in Figure 41(a). It is clearly 
observed that the current is close to zero when the input is low and a large 
static current is flowing through the inverter when the input is high. 
 
Figure 41 – (a) Currents flowing through the load and PDN transistors respectively. 
(b) Power dissipation of the inverter. 
9.3 Power dissipation 
Now that both the current and voltage is known, it is possible to derive the 
power dissipation of the inverter, as shown in Figure 41(b). As predicted by 
(a) (b) 
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the current levels, the only power dissipation that need to be considered is 
caused by the short-circuit when both transistors are on, i.e. for a high input 
level. There is some power dissipation at the transitions, but it is negligible in 
comparison to the static power consumption, with reservation for very fast 
switching speeds. 
9.4 Voltage levels 
By constructing 3D-plots, it is possible to investigate the influence of supply 
voltage and threshold voltage on the inverter behaviour at the same time. In 
the following plots, blue corresponds to a generally favourable value, while 
red denotes the worst possible combination. In the plots, there can be seen a 
displaced borderline between the PDN linear and saturation regions. This is 
due to the small approximation done in the expression for the linear region. 
However, this small error should not significantly degrade the results. 
The light green region is covering the non-regenerative values due to output-
low, while the light blue region covers the values that are not regenerative, 
due to the output-high restriction. The light red area is the recommended 
noise margin and values inside this area may not be safe to use without error 
correction methods. 
9.4.1 Propagation delay 
In Figure 42, the propagation delay dependence on the voltage levels is 
shown. It can be seen that the propagation delay is short along the left 
boundary of the triangle formation, with the fastest speed at the upper left 
corner. However, the value at the bottom corner is not much worse and will 
be shown to have much lower power dissipation due to the lower voltage 
levels. 
9.4.2 Average power dissipation 
The power dissipation has a somewhat inverted form in comparison to the 
propagation delay, as shown in Figure 43. However, they share a common 
acceptable point, which is at the power dissipation minima at the bottom 
corner. This will be clearly reflected in the PDP and EDP plots. 
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Figure 42 – The propagation delay for an inverter with 5 nanowires in the load transistor and 
 20 in the PDN transistor. The colour scale is logarithmic from blue to red  
corresponding to short respectively long propagation delays. 
 
  
Figure 43 – The average power dissipation for an inverter with 5 nanowires in the load transistor 
 and 20 in the PDN transistor. The colour scale is logarithmic from blue to red 
 corresponding to low respectively high power dissipation. 
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Figure 44 – Power-delay product for an inverter with 5 nanowires in the load transistor 
 and 20 in the PDN transistor. The colour scale is logarithmic from blue to red  
corresponding to low respectively high power-delay product. 
 
  
Figure 45 – Energy-delay product for an inverter with 5 nanowires in the load transistor 
 and 20 in the PDN transistor. The colour scale is logarithmic from blue to red 
 corresponding to low respectively high energy-delay product. 
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9.4.3 PDP and EDP 
In Figure 44, it is seen that the PDP minimum is located at the bottom corner 
of the triangle formation. The same case is true for EDP, as shown in Figure 
45. It is apparent that the optimization of the NWFET inverter design is simply 
to use the lowest possible voltage levels. However, this point is dependent on 
the regeneracy limitations, as well as noise. In the optimization section, it is 
shown that by varying e.g. the number of nanowires in the respective 
transistors, the location of this point may be adjusted. 
9.5 Wire dependence 
By automated calculation of device metrics in the software, it is possible to 
quantify the performance dependence on the number of nanowires in the 
respective transistors. In the following figures, values are omitted due to non-
regeneracy. 
9.5.1 Delay times 
The delay times are shown in Figure 46. Again, it is confirmed that the high-to-
low transition is much faster than the low-to-high transition and that this 
relation is maintained for different inverter compositions. Both of the delays 
increase with the number of nanowire in the PDN. However, the high-to-low 
transition delay is expected to decrease with the number of PDN nanowires, 
because of the lower resistance in the PDN. The reason for the observed 
behaviour is that the parasitic capacitance is increasing with the number of 
nanowires in the transistor, and thereby counteracting the positive effect of 
more nanowires. 
 
Figure 46 – (a) Low-to high delay time and (b) High-to-low delay time. 
(a) (b) 
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The combined propagation delay is shown in Figure 47(a). It is clearly 
observed that the propagation delay increases linearly with an increased 
number of wires in the PDN transistor. With increasing number of nanowires 
in the load transistor, the propagation delay instead decreases. 
9.5.2 Average power dissipation 
The dependence of the average power dissipation on the number of 
nanowires is shown in Figure 47(b). As is the case for the delay times, the 
power dissipation is at its minimum when the number of nanowires in the 
PDN transistor is as low as possible. However, for the number of nanowires in 
the load transistor, the behaviour is reversed. In this case, a low number of 
nanowires are desired in the load transistor as well. 
 
 
Figure 47 – (a) Propagation delay, (b) Average power dissipation, (c) Power-delay product and (d) Energy-
delay product. 
(a) (b) 
(c) (d) 
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9.5.3 PDP and EDP 
By using the derived behaviour of the propagation delay and power 
dissipation, it is possible to plot the power-delay and energy-delay products, 
as shown in Figure 47. In this figure, the restriction of the regeneracy is clearly 
illustrated. If regeneracy is not considered, the curves would extend further 
and the minima change. It is also seen that the minima are not the same for 
the PDP and EDP curves and that different inverter compositions may be used 
to optimize for speed and low power consumption respectively. 
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Part X OPTIMIZATION METHOD 
10.1 Method 
The optimization of the inverter design is done primarily based on the energy-
delay product, but also power-delay product as well as pure propagation delay 
and power dissipation optimization is done. The PDP design might be most 
suitable for low-power applications, while the EDP optimized design will be 
more suited for high-performance applications. 
In order to automate the optimization procedure, the optimization module of 
the software suite is used. A screenshot from this program is seen in Figure 
48. When the optimization is completed, a report of the results may be 
exported. This report is designed to be used as a recipe in the manufacture of 
a new, optimized circuit. Additionally, the report contains a summary of the 
modelling and circuit simulation, as well as all calculated properties and 
figures of merit. An example of such a report is included in the appendix. 
 
Figure 48 – A screenshot of the optimization module of the software suite. 
By using an intelligent algorithm, similar to the one used for the modelling 
part, the parameters of the advanced analytical model are optimized. These 
values are then fed to the numerical solver for accuracy refinement. An 
absolute quality evaluation is problematic, as the optimum value is not 
known. Instead, a relative quality evaluation is used to allow for intelligent 
step size adjustments. The step sizes in this case are set through a complex 
mixture of derived hardcoded limits as well as closely monitoring the 
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incremental success percentage. Additionally, some variable sets are grouped 
together and optimized alternately. 
As the complexity and risk for finding local minima, instead of the global 
minima, is rising exponentially with additional number of variables, primarily 
seven parameters are chosen for the optimization. The others are estimated 
by using minimum dimensions defined by design rules. 
10.2 Optimization variables 
The criteria for a variable to be included in the optimization, is that it is of 
significant interest and the optimum value is not easily derived. In this case, 
seven different variables are chosen. 
10.2.1 Voltage levels 
Of immense importance for both propagation delay and power dissipation is 
the supply voltage, which supports the obvious inclusion of this variable into 
the optimization variables. It is also important to find the optimum threshold 
voltage to complement the supply voltage. 
10.2.2 Nanowire quantity 
As it has been shown in earlier sections, the nanowire quantities in the load 
and PDN transistors seriously affects the circuit performance and power 
consumption. It is therefore a simple choice to include them among the 
optimization variables. 
10.2.3 Spacer layers 
When the device is scaled, it is important that the spacer layers and gate oxide 
thickness scale as well. However, this scaling relation is not linear, even as a 
crude approximation. This motivates the added complexity of including these 
variables in the optimization process. It will later be shown that the thickness 
of the spacer layers greatly influences the balance between the series 
resistance and the parasitic capacitances. 
10.3 Design rules 
The boundary conditions of the optimizer algorithm are set by a defined set of 
design rules. These rules are somewhat arbitrary, as the processing limitations 
are not known, but they should at least provide a plausible starting point. The 
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design rules are easy to change in the optimization module of the 
accompanying software. 
10.3.1 Fan-out 
Fan-out is set to one in order to get appropriate benchmarking data, but 
should be set higher, to be able to design arbitrary logic circuits. However, this 
can be easily compensated for, as the behaviour of an increasing fan-out is 
highly predictable. Fan-out should not be significantly reflected in the 
optimization minima and only affect the size of the figures of merits. 
10.3.2 Nanowire spacing 
The minimum nanowire spacing, i.e. the distance between the outer limits of 
two neighbouring nanowires, is assumed to be four times the nanowire 
diameter. 
10.3.3 Electrode configuration 
In the optimum configuration, the electrodes are assumed to be in a 
perpendicularly networked structure. The widths of the electrodes are set to 
double the wire diameter, including dielectric, while the electrode height is 
set to the gate height. 
10.3.4 Minimum gate dielectric thickness 
In the optimization, it is assumed that the leakage current through the gate 
oxide can be neglected. This assumption is not necessarily true, as the devices 
are scaled towards very small dimensions. Preliminary work at the 
department has shown that the magnitude of the leakage current starts to 
significantly degrading at an oxide thickness of three nanometres. This 
motivates the decision to set a restriction of the gate oxide thickness to be a 
minimum of 3 nm. 
10.4 Parameter scaling 
As the process scales it is important to make sure that the model parameters 
used, are valid in the new region. In order to compensate for this effect, the 
following methods are used to scale the different model parameters. 
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10.4.1 Series resistance 
The resistivity of the nanowire is assumed to be evenly distributed in the 
nanowire, although this may not be the case if different levels of doping are 
present. As the original topographical parameters of the device are known, it 
is easy to recalculate the extracted series resistance to a resistivity. The series 
resistance shows a linear dependence on the spacer layer thicknesses, which 
means that it can be recalculated for the new dimensions. As the diameter of 
the nanowire scales down, so does the area of the series resistance, which 
means that it needs to be compensated accordingly. In this simple resistance 
model, there is no compensation for eventual changes in the contact 
resistances. 
10.4.2 Process transconductance parameter 
The process transconductance is divided by the initial gate capacitance, in 
order to get the mobility. In this optimization, it is assumed that the mobility 
remains constant with decreased transistor dimensions. As the design is 
scaled down, the gate capacitance is recalculated and multiplied with the 
mobility in order to get the scaled process transconductance parameter. 
10.4.3 Critical voltage 
As predicted by (2), the critical voltage needs to be recalculated by scaling 
with the new channel length. It is here assumed that the mobility, as well as 
the saturation velocity, remains constant with the downscaling. 
10.5 Noise 
As the component is assumed to work in large-scale implementations at room 
temperature (or slightly above), there are some noise restrictions. The 
restriction of the noise is determined by the voltage levels of the inverter and 
is formulated as: 
�
𝑉𝑉𝑇𝑇 > 𝑉𝑉𝑂𝑂𝐿𝐿 + 𝑉𝑉𝑁𝑁
𝑉𝑉𝑇𝑇 < 𝑉𝑉𝑂𝑂𝐻𝐻 − 𝑉𝑉𝑁𝑁   (91) 
The noise, 𝑉𝑉𝑁𝑁, is varying with temperature, here set to 400 K, and should be 
lower than specified in the equation below: 
𝑉𝑉𝑁𝑁 = 𝛽𝛽�𝑘𝑘𝑇𝑇𝐶𝐶𝑁𝑁 ≈ 0.1 V  (92) 
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Here 𝐶𝐶𝑁𝑁 is the effective transistor capacitance, combined from both intrinsic 
and parasitic elements: 
𝐶𝐶𝑁𝑁 = 𝑁𝑁𝐶𝐶𝐺𝐺 + 𝐺𝐺𝐺𝐺𝐷𝐷 + 𝐶𝐶𝐷𝐷𝐷𝐷 + 𝐶𝐶𝐷𝐷𝐷𝐷 (𝑁𝑁𝐶𝐶𝐺𝐺+𝐶𝐶𝐺𝐺𝐷𝐷 )𝐶𝐶𝐺𝐺𝐷𝐷   (93) 
The factor 𝛽𝛽 is slightly dependant on the implementation complexity, as well 
as the switching speeds [22]. The value of 𝛽𝛽 is influencing the false switching 
frequency, 𝑣𝑣, in the following manner: 
𝑣𝑣(𝛽𝛽) = 𝑁𝑁𝑇𝑇
√3𝜏𝜏𝑝𝑝 e−𝛽𝛽22   (94) 
Here, 𝑁𝑁𝑇𝑇  is the number of transistors in the desired application. Figure 49 
shows the false switches as a function of 𝛽𝛽.  
 
Figure 49 – False switching frequency for different transistor magnitudes. 
It is set as a requirement that less than one false switch may occur per year, 
which corresponds to a value for 𝛽𝛽 of about 12. This should provide a 
sufficiently safe noise margin even for operation without error correction. It 
can be seen that this value is largely independent on the implementation 
complexity and switching frequency. 
10.5.1 Regeneracy limitations 
Through the optimization simulations, it becomes apparent that it is desirable 
to use a supply voltage as low as possible in combination with an appropriate 
threshold voltage. However, a logic gate should be regenerative to be usable 
in arbitrary circuits. 
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The limitations imposed by the output-high and output-low voltage levels 
have been investigated in earlier chapters. Added to this is the noise 
influence, which further raises the allowed voltage levels. These limitations 
are illustrated in Figure 50 as different coloured regions, where the optimum 
voltage level is marked by a circle.  
 
Figure 50 – The regenerative triangle showing regeneracy limitations due to output-low and output-high, 
as well as the recommended noise margin. 
Note that although the noise region seems just like a small border region, it 
imposes a significant limitation on the voltage levels. The triangle formation 
shown in the figure is further on referred to as the regenerative triangle. 
10.5.2 Noise reduction 
In order to minimize the allowed voltage levels, it is apparent that the circuit 
noise must be reduced. The primary tool to achieve this is by increasing the 
number of wires in the transistors, thereby increasing the total gate 
capacitance. This increased capacitance increases the noise resistance of the 
circuit at the cost of reduced performance, as described by (92). As there 
generally are fewer wires in the load transistor, it is more affected by noise 
than the PDN transistor, which in turn limiting the noise resistance. One of the 
difficulties in the optimization is finding an acceptable balance between high 
noise resistance and a high circuit performance. 
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Figure 51 – Regeneracy triangle size with changing number of wires in the load and PDN transistors. 
10.5.3 Wire ratios 
By adjusting the ratio between the number of wires in the load and PDN 
transistor, the size of the regenerative triangle can be changed, as seen in 
Figure 51. Increasing the number of wires in the PDN transistor allows the 
triangle to expand further into the output-low territory, while an increase in 
(b) (a) 
(f) (e) 
(c) (d) 
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the number of wires in the load transistor counteracts these changes. It is also 
observed that increasing the nanowire quantity from 1:2 to 2:4, lowers the 
noise floor, as predicted in the previous section. 
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Part XI OPTIMIZATION RESULTS 
By using the results from the optimization module, the behaviour of a number 
of interesting parameters, with increased downscaling, is derived. It should be 
noted that the construction of the following plots is a very computer intense 
task and in order to achieve the necessary power, a cluster of over 10 PCs 
were used over the duration of about four work days. It is estimated that 
around 300 million parameter sets has been tested, resulting in about 3000 
different local minima.  
The scaling is performed as a function of the nanowire diameter, with a step 
size of one nanometre, between 10 nm to 100 nm. As the genetic algorithm 
used during the analysis, is prone to get stuck at local optimization minima, 
care has to be taken to ensure that the global minimum is found. In order to 
distinguish between local and global minima in the optimization plots, the 
global minima are highlighted in respect to the other sets.  
By some preliminary testing, it becomes apparent that the only meaningful 
optimization of the design is to optimize the energy-delay product. The 
obvious minima for power dissipation are when the series resistance is infinite 
and thus the static power consumption becomes zero. This means that the 
optimization predicts infinitely thick spacer layers and this instability is 
inherited in the optimization of the power-delay product. In addition, the 
propagation delay optimization is rather uninteresting, as it finds minima with 
diminishing returns of speed, at an unreasonable cost of power dissipation. 
11.1 Topography 
To achieve optimal performance, it is important to know the optimum 
topographical parameters of the inverter design. In the following plots, the 
optimum of both spacer layer thicknesses and the number of nanowires in the 
design is predicted. 
11.1.1 Spacer layers  
As the wire dimensions are scaled down, it is suspected that the spacer layers 
should be downscaled as well. The results are illustrated in Figure 52 and it is 
observed that the scaling is performed in essentially two regimes: one with 
very thick spacer layers and one with thicknesses around that of the nanowire 
diameter.  
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Thick spacer layers are observed for nanowires with diameter above 67 nm , 
while the thinner spacer layers are reserved for the nanowires with a small 
diameter. For diameters between 67 and 56 nm, a smaller, intermediate 
scaling regime is observed. The oxide thickness is generally as small as 
possible, but with some small fluctuations. 
 
Figure 52 – Effect of scaling down the nanowire diameter on the spacer layers.  
Notice the different thickness scales in (a) and (b). 
11.1.2 Array sizes 
As well as adjusting the thickness of the spacer layers, the optimal ratio of 
nanowires in the load and PDN transistor should change with the scaling. The 
scaling dependence on the number of nanowires is shown in Figure 53. It is 
noticed that the optimum wire quantities are kept low for most of the scaling. 
However, at diameters around 70 nm and below 25 nm, it is observed that the 
wire numbers increases drastically. The reason for the kink at 70 nm is found 
in the nanowire ratio figure. 
For most of the scaling, the ratio is held at either three to one or two to one. 
The strange behaviour for diameters around 70 nm is because the optimum 
wire ratio is somewhere between these two ratios. However, since only 
integer number of wires is allowed, the number of wires has to increase to 
accommodate the ratio. As the wire ratio changes abruptly in this region, this 
discontinuity is reflected, also in the scaling of the other parameters. 
However, the sharp increase in both the number of wires and the wire ratio 
for low diameters cannot be explained by the same theory.  
(a) (b) 
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Figure 53 – Effect of scaling down the nanowire diameter on the 
number of nanowires (a) and optimum nanowire ratio in (b). 
11.2 Series resistance 
When the number of nanowires and spacer layer thicknesses are changed by 
the scaling, the capacitances and series resistance change as well. The series 
resistance of each nanowire is directly proportional to the thickness of the 
spacer layers. It is therefore not surprising to have both a region of low 
resistance and one of high resistance, as shown in Figure 54(a). However, the 
resistance has a stronger dependence on the cross-sectional area of the 
nanowire. This explains the increase in resistance for smaller diameters.  
 
Figure 54 – Effect of scaling down the nanowire diameter on the series resistance in (a) 
 and on the load capacitance, scaled with the number of nanowires in PDN, in (b). 
11.3 Load capacitance 
In Figure 54(b), it is observed that the load capacitance decreases 
approximately linearly, in two different segments corresponding to different 
(a) (b) 
(a) (b) 
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optimization domains. Keeping the capacitance change constant probably is 
an optimum compromise between noise resistance and device performance.  
The reason for the capacitance decrease is partly caused by a smaller 
nanowire area, effectively reducing the wire capacitances, and partly by the 
smaller electrodes, due the downscaling. As the nanowire quantity takes 
discreet and not continuous steps, discontinuities between the minima are 
caused. The sharp discontinuity is probably due to thinner spacer layers, 
thereby increasing the overlap capacitance. 
11.4 Voltage levels 
As an optimal topographical design now has been proposed, the next step is 
to study the optimal voltage levels to drive the inverter. The interesting 
voltage levels are depicted in Figure 55. As in the previous plots, 
discontinuities are seen at 70 nm and below 25 nm. 
 
Figure 55 – (a) Effect of scaling down the nanowire diameter on the voltage levels. (b) The static voltage 
levels of the inverter, the threshold voltage is constant at the output-low with noise margin level. 
In Figure 55(a), the proposed threshold voltages of the transistors and the 
corresponding optimal supply voltages are shown. It is observed that the 
voltages are approximately constant, with a small decreasing trend, for the 
entire interval, with the exclusion for very small diameters. The supply voltage 
is confirmed to be low and does not go above 0.55 V. This strongly indicates 
that low supply voltages are a requirement for optimum performance of this 
inverter design. The threshold voltage is also approximately constant over a 
large interval followed by a decrease for the thin nanowires. The level is held 
(a) (b) 
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below 0.2 V, which is slightly higher than the threshold voltage of the 
measured transistors.   
In Figure 55(b), the static voltage levels are plotted. The main thing that can 
be said about this data is that the output-low level with added noise is at the 
same level as the threshold voltage. This confirms that the optimal voltage 
levels can be determined, simply by studying the intersection of the output-
high and output-low voltages with added noise margin. This principle is 
demonstrated by the circle in the regeneracy triangle in Figure 50. 
11.4.1 Supply voltage determination 
As it is difficult to establish a general trend in supply voltage, it is weighted 
with the total gate width in the PDN transistor, as shown in Figure 56(a). It is 
clearly observed that the supply voltage decreases with an increasing number 
on nanowires or nanowire diameter. As the local minima points indicate, the 
relationship seems to be exponential in nature.  
 
Figure 56 – (a) Determining the optimum supply voltage by taking the total PDN gate width. (b) The 
optimum ratio between supply voltage and threshold voltage. 
11.4.2 Ratio 
In Figure 56(b), the ratios between the supply voltages and the threshold 
voltages are presented. It is noted that the ratio between the two voltages are 
essentially constant around 3, but the local minima points indicate a more 
complicated relationship.  
11.5 Performance 
As the optimum design and voltage levels and their downscaling behaviour are 
now concluded, the performance metrics of the device are studied.  
(a) (b) 
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11.5.1 Propagation delay and power dissipation 
In Figure 57, it is clearly observed that scaling down the wire diameter 
decreases the propagation delay at the cost of increased power dissipation. 
For both figures of merit, essentially two different scaling behaviours are seen 
and, again, the global scaling behaviour is changed at a diameter of 60-70 nm.  
 
Figure 57 – Effect of scaling down the nanowire diameter on the  
propagation delay in (a) and power dissipation in (b). 
The analytical modelling is compared to the corresponding numerical values 
and it is concluded that the two models correspond very well. This indicates 
that the assumptions and simplifications done in the analytical solution are 
correct and properly applied.  
11.5.2 PDP and EDP 
In Figure 58, the power-delay and energy-delay products are shown, again 
compared to numerical data. 
 
Figure 58 – Effect of scaling down the nanowire diameter on the 
power-delay product in (a) and energy-delay product in (b). 
(a) (b) 
(a) (b) 
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It is clearly observed that the trend for the energy-delay product, as well as 
the power-delay product, gets progressively smaller with decreasing nanowire 
dimensions. It is thus concluded that further downscaling is advisable. It is 
important to take into account that the optimization was EDP-based and 
therefore the PDP behaviour is not optimally derived. 
The comparison between the numerical and analytical PDP values shows that 
they correspond reasonably well. However, as can be seen in the EDP plot, the 
analytical expressions may result in either an underestimation or an 
overestimation of the metric, depending on the optimization behaviour. 
Gate length compensation 
In order to simplify benchmarking against competing technologies, the EDP 
and PDP is divided by the gate length. The result is illustrated in Figure 59.  
 
Figure 59 – Effect of scaling down the nanowire diameter on the 
scaled power-delay product in (a) and scaled energy-delay product in (b). 
Another EDP behaviour is now becoming apparent, with diminishing returns 
for downscaling, below about 30 nm. From the local minima data points, two 
different parabolas are seen, which represents two different scaling regimes. 
As for the power-delay product, the case is less clear, as this analysis predict 
that larger diameter wires may be better suited for low-power applications. 
From this point of view, the gains from downscaling diminish as the nanowires 
are scaled down.   
The difference between the numerical and analytical models is low for the 
gate length scaled PDP. However, the contrast is larger between the models 
(a) (b) 
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for the scaled EDP. Additionally, it is seen that another global minimum is 
present in the analytical model. This is due to the propagation delay being 
underestimated by the analytical model for high nanowire diameters. 
It is probable that a numerical optimization would behave similarly to the 
analytical optimization, although this may not be determined without a 
massive amount of computing power. However, the models correspond well 
for the low nanowire diameters and it is probable that the position of the 
global minimum is correctly predicted. 
Optimization 
NW 
Diameter 
𝑽𝑽𝑮𝑮𝑮𝑮 
(V) 𝑽𝑽𝑻𝑻 (V) 𝑵𝑵𝒍𝒍𝒐𝒐𝒔𝒔𝒍𝒍 𝑵𝑵𝑷𝑷𝑮𝑮𝑵𝑵 𝒍𝒍 (nm) 
EDP 
10 nm 0.136 0.058 137 374 64 
30 nm 0.568 0.182 1 2 144 
50 nm 0.502 0.170 1 2 224 
70 nm 0.523 0.192 1 3 304 
100 nm 0.413 0.144 2 5 455 
Optimization 
NW 
Diameter 
𝒕𝒕𝒈𝒈𝒔𝒔 
(nm) 
𝒕𝒕𝒈𝒈𝒍𝒍 
(nm) 
𝒕𝒕𝒐𝒐𝒙𝒙 
(nm) 
𝑾𝑾𝑬𝑬 
(nm) 
𝑯𝑯𝑬𝑬 
(nm) 
EDP 
10 nm 2054 333 3 32 10 
30 nm 5.6 20 3 72 30 
50 nm 20 73 3 112 50 
70 nm 1077 1518 3 152 70 
100 nm 1691 2250 9 236 100 
Optimization 
NW 
Diameter 
𝝉𝝉𝒑𝒑 
(ps) 
𝑷𝑷𝑨𝑨 
(µW) 
PDP 
(aJ) 
EDP 
p(aJs) 
EDP 
10 nm 3.97 1.99 7.89 31.4 
30 nm 2.49 8.17 20.3 50.7 
50 nm 4.46 5.05 22.5 100 
70 nm 9.63 1.78 17.2 165 
100 nm 10.5 2.10 22.0 231 
TABLE 6 – OPTIMUM PARAMETERS FOR DIFFERENT TRANSISTOR DESIGNS. 
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11.6 Scaling summary 
As extraction of parameter from plots may be a tedious task, the results are 
summarized for a few key nanowire diameters in Table 6. 
11.6.1 Model comparison 
In the following table, the optimization results are compared using the 
different solution methods, derived from the Jansson-Berg model, as 
described in section 8.9. 
NW Diameter Model 
𝝉𝝉𝒑𝒑 
(ps) 
𝑷𝑷𝑨𝑨 
(µW) 
PDP 
(aJ) 
EDP 
p(aJs) 
10 nm 
Numerical 3.33 2.47 8.23 27.4 
Advanced 
analytical 
3.97 1.99 7.89 31.3 
Simple 
analytical 
9.11 1.75 15.9 145 
Simple 
analytical 
without Rs 
4.73 3.37 15.9 75.4 
50 nm 
Numerical 4.48 6.20 27.8 125 
Advanced 
analytical 
4.46 5.05 22.5 100 
Simple 
analytical 
11.0 1.35 14.8 163 
Simple 
analytical 
without Rs 
10.7 1.39 14.8 158 
100 nm 
Numerical 9.20 2.54 23.4 215 
Advanced 
analytical 
10.5 2.09 22.0 231 
Simple 
analytical 
33.8 0.83 28.2 952 
Simple 
analytical 
without Rs 
29.6 0.95 28.2 834 
TABLE 7 – MODEL COMPARISON FOR OPTIMIZED PARAMETERS. 
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It is concluded that the advanced analytical model has an exceptional 
correspondence to the numerical model. The simple analytical model is a lot 
worse, although it is surprisingly accurate, given that the model is based on 
very rough assumptions. It is interesting to note that the simple analytical 
model corresponds better to the numerical data when it is not incorporating a 
series resistance. This may be due to the capacitance simplifications 
counteracting the lack of a dependence on the series resistance.  
11.7 Optimal transistor characteristics 
As the optimum transistor design, based on EDP optimization, is now 
concluded, it is possible to predict the transistor characteristics of this 
downscaled design.  
11.7.1 Scaled EDP optimum design 
The optimal design predicted by the gate-length scaled energy-delay product 
has a nanowire diameter of 30 nm. In order to get an impression of how this 
transistor design would behave, the transistor characteristics are simulated. 
The simulated characteristics are presented in Figure 60, using the parameter 
set found in Table 8. 
 
Figure 60 – Transistor characteristics for the gate-length scaled EDP-optimized 
 design with 30 nm nanowire diameter. 
 𝑽𝑽𝑻𝑻 (V) 𝑽𝑽𝑪𝑪 (V) 𝒌𝒌
′  (µA/V2) 𝑹𝑹𝒔𝒔 (kΩ) 𝑵𝑵 
Value 0.1808 0.048 1637 2.065 1 
TABLE 8 – TRANSISTOR PARAMETERS FOR THE EDP-OPTIMIZED 
 DESIGN WITH 30 NM NANOWIRE DIAMETER. 
(a) (b) 
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Reduction of series resistance 
One of the greatest limitations of this transistor design is the large series 
resistance. It would be interesting to see how the performance would improve 
if the resistance is reduced, e.g. by doping of the nanowire. In Figure 61, the 
transistor characteristics is shown, when the resistivity is reduced by a factor 
of ten. It is seen that the characteristic is greatly improved. 
 
Figure 61 – Transistor characteristics for the gate-length scaled EDP-optimized 
 design with 30 nm nanowire diameter, with a reduction of the series resistance by a factor of ten. 
11.7.2 Minimum feature size transistor 
As scaling towards nanowire diameters of 10 nm is on the roadmap, it would 
be interesting to investigate the performance of these transistors further. By 
using the parameters in Table 9, the transistor characteristics in Figure 62 are 
constructed. 
 
Figure 62 – Transistor characteristics for the 10 nm nanowire diameter design. 
(a) (b) 
(a) (b) 
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 𝑽𝑽𝑻𝑻 (V) 𝑽𝑽𝑪𝑪 (V) 𝒌𝒌
′  (µA/V2) 𝑹𝑹𝒔𝒔 (kΩ) 𝑵𝑵 
Value 0.0576 0.016 3447 34.92 137 
TABLE 9 – TRANSISTOR PARAMETERS FOR THE 10 NM NANOWIRE DIAMETER DESIGN. 
It is clearly observed that the characteristics are highly resistive and this 
probably explains why the design for optimum performance per gate length is 
for nanowires with a diameter of 30 nm. As the resistance of a cylinder 
increases with a square behaviour on the radius, but only decreases linearly 
with the height, the resistance is a large problem for small designs. 
Reduction of series resistance 
As the resistance is reduced a factor of ten, the characteristics of the 
transistor is greatly improved, as can be seen in Figure 63. It is thus concluded, 
that in order to scale the transistor design to very low dimensions, reduction 
of the series resistance is essential. 
 
Figure 63 – Transistor characteristics for the 10 nm nanowire diameter design, 
 with a reduction of the series resistance by a factor ten. 
(a) (b) 
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Part XII CONCLUSIONS 
12.1 Modelling 
In this report, a modified MOSFET model is introduced, based on the proper 
deep-submicron MOSFET model. By adding a series resistance and introducing 
a dependence on the nanowire quantity, in addition to neglecting the channel 
length modulation, the Jansson-Berg model is defined. This model 
corresponds very well to measurement data. 
In addition, a specialised nanowire model is investigated and modified for 
maximum flexibility and simplicity. It is also reformulated to take the 
corresponding form of conventional MOSFET models, as well as introducing 
series resistance and a dependence on the number of nanowires in the array. 
This model, and similar models, may be more suitable for future use, as more 
of the physical parameters may be pre-calculated. Nevertheless, a good fitting 
with a physically plausible parameter set, is shown to fit well to measurement 
data. 
To simulate the parasitic capacitances in the transistor design, a model 
consisting of 21 separate capacitances is derived and the relative 
contributions of these are quantified. 
12.2 Circuit design 
The Jansson-Berg model is analysed in the application of simulating a digital 
inverter. As no p-type transistors are available, it is decided to use a ratioed 
logic design. As an exact analytical solution of the resulting differential 
equation is near impossible, it is concluded that series solutions are necessary. 
Although simplifications are made, the analytical solutions achieve a good 
correspondence to a purely numerical analysis. 
To provide a complete workflow from measurement, through transistor 
modelling and circuit simulation to an optimized inverter design, an in-house 
computer application has been developed. By implementing intelligent 
algorithms and extraction methods through regression analysis, the workflow 
is highly automated. The software suite reduces the time, needed to do a 
complete analysis cycle, from weeks, using manual analysis, to a matter of 
minutes. 
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It is confirmed that ratioed logic has large drawbacks in comparison with 
conventional CMOS implementations. The most significant is the large static 
power consumption, resulting from a direct current path from supply to 
ground, when the input signal is high. Additionally, the existence of static 
output-low and output-high voltages, that are far from ideal, severely restricts 
the operation range of the devices, as it results in non-regenerative gates. 
12.3 Optimization 
As the optimum voltage levels in the device are very low, the influence of 
thermal noise is a very significant and limiting factor. The thermal noise 
decreases with an increased gate capacitance and the main method to combat 
the noise is to increase the number of nanowires in the transistor array. 
However, an increase in the number of nanowires in the array increases the 
parasitic capacitances, which in turn reduces the device performance. One of 
the difficulties in the optimization is finding the optimum balance between 
noise resistance and performance. 
As the dimensions of the inverter are downscaled, the propagation delay is 
decreased, at the cost of increased power dissipation. These performance 
metrics are combined to form the energy-delay product and it is observed 
that it decreases with shrinking dimensions. It is thus concluded that 
continued downscaling, of the nanowire transistor design, is desired. 
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Part XIII APPENDIX 
13.1 Simple MOSFET sub-threshold modelling 
In the simple MOSFET models, instead of setting the current in the sub-
threshold region to zero, the sub-threshold current can be modelled in the 
following way [9]. 
𝐼𝐼𝐷𝐷 = 𝑘𝑘(𝜍𝜍 − 1)𝜑𝜑𝑖𝑖ℎ2 𝑒𝑒𝑉𝑉𝐺𝐺𝐷𝐷 −𝑉𝑉𝑇𝑇𝜍𝜍𝜑𝜑𝑖𝑖ℎ �1 − 𝑒𝑒−𝑉𝑉𝐷𝐷𝐷𝐷𝜑𝜑𝑖𝑖ℎ �  (95) 
�𝜍𝜍 = 𝜍𝜍0 + 𝐶𝐶𝑒𝑒𝐶𝐶𝑙𝑙𝑥𝑥 �   (96) 
Here, 𝜍𝜍0 is an empirical parameter. This model has been validated to model 
the sub-threshold current adequately, but the results are omitted in this 
report. 
13.2 Sub-threshold NWFET model 
The sub-threshold current of the NWFET model is presented in (97) with its 
corresponding band structure parameter, 𝛼𝛼, defined in (98). 
𝐼𝐼𝐷𝐷𝐷𝐷 = 𝜙𝜙𝑖𝑖ℎ𝜇𝜇𝐶𝐶𝑙𝑙𝑥𝑥𝐿𝐿𝑒𝑒𝑓𝑓𝑓𝑓 lambertw� 𝛼𝛼𝜙𝜙𝑖𝑖ℎ𝐶𝐶𝑙𝑙𝑥𝑥 e𝑉𝑉𝐺𝐺𝐷𝐷 −𝜙𝜙𝑚𝑚𝑝𝑝𝜙𝜙𝑖𝑖ℎ �  
∙ �𝑉𝑉𝐷𝐷𝐷𝐷 + 𝜙𝜙𝑖𝑖ℎ �1 − e−𝑉𝑉𝐷𝐷𝐷𝐷𝜙𝜙𝑖𝑖ℎ ��   (97) 
�𝛼𝛼 = 𝑁𝑁0 ∑ ∑ 𝑒𝑒𝑣𝑣�𝑚𝑚𝑒𝑒 ,𝑣𝑣  ∙ √𝜋𝜋𝑘𝑘𝑇𝑇 ∙ e−𝐺𝐺𝑣𝑣,𝑛𝑛𝑘𝑘𝑇𝑇𝑣𝑣𝑛𝑛 �   (98) 
The modelling of the sub-threshold current has been shown to follow 
measurement data closely, but confirmation of this is out of scope of this 
project. 
13.3 Additional model fitting data 
Some examples of the fitting results obtained by the modelling software are 
presented below. The figures presents both the 𝐼𝐼𝐷𝐷 − 𝑉𝑉𝐺𝐺𝐷𝐷  and 𝐼𝐼𝐷𝐷 − 𝑉𝑉𝐷𝐷𝐷𝐷  
characteristics, as well as their corresponding parameter sets. The simulation 
quality values are also shown, as defined in section 5.1.2. 
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13.4 Example of a generated report 
---------------------------------------------------------------- 
          WIGFET Modelling and Simulation Report 
                     (14-Sep-2009 10:17:39) 
---------------------------------------------------------------- 
    Dataset VGS: IdVg_a2.xls 
    Dataset VDS: IdVd_a2.xls 
---------------------------------------------------------------- 
    Transistor Parameters 
---------------------------------------------------------------- 
    Nanowire material: InAs 
    Nanowire diameter: 50 nm 
    Nanowire gate height: 50 nm 
    Number of nanowires: 55 
    Gate metal: Cr 
    Gate dielectric: HfO2 
    Gate dielectric thickness: 10 nm 
---------------------------------------------------------------- 
    Transistor Topography 
---------------------------------------------------------------- 
    Nanowire spacing: 200 nm 
    Electrode widths: 100 nm 
    Electrode heights: 100 nm 
    Source spacer material: SiO2 
    Source spacing: 100 nm 
    Drain spacer material: S1805 
    Drain spacing: 200 nm 
---------------------------------------------------------------- 
    Transistor Modelling 
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---------------------------------------------------------------- 
    Model used: Proper Deep Submicron 
    Modelling quality: 93.6326% 
        Modelling quality VG: 95.8632% 
        Modelling quality VDS: 91.4019% 
    Process transconductance: 775.6085 µA/V2 
    Threshold voltage: 0.092423 V 
    Critical voltage: 0.1035 V 
    Channel length modulation: 0 
    Series resistance: 8111.0302 Ω 
---------------------------------------------------------------- 
    Capacitance Calculation 
---------------------------------------------------------------- 
    Oxide capacitance: 40.5241 aF 
    Overlap capacitances: 
        Gate-Source: 2.3796 aF 
        Gate-Drain: 0.68084 aF 
        Source-Drain: 1.3899 aF 
    Wire capacitances: 
        Wire (Gate-Source): 62.1028 aF 
        Wire (Gate-Drain): 39.1048 aF 
        Wire-X (Gate-Source): 1.6629 aF 
        Wire-X (Gate-Drain): 0.64315 aF 
        Wire-Y (Gate-Source): 7.4642 aF 
        Wire-Y (Gate-Drain): 5.7415 aF 
    Fringe capacitances: 
        Fringe (Gate-Source): 5.5092 aF 
        Fringe (Gate-Drain): 1.7717 aF 
        Fringe (Source-Drain): 1.7542 aF 
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        Fringe-X (Gate-Source): 2.2608 aF 
        Fringe-X (Gate-Drain): 0.79868 aF 
        Fringe-Y (Gate-Source): 2.4245 aF 
        Fringe-Y (Gate-Drain): 0.836 aF 
    Edge capacitances: 
        Edge-X (Gate-Source): 0.92256 aF 
        Edge-X (Gate-Drain): 0.35245 aF 
        Edge-Y (Gate-Source): 0.92256 aF 
        Edge-Y (Gate-Drain): 0.35245 aF 
        Edge-Y (Source-Drain): 0.43854 aF 
---------------------------------------------------------------- 
    Inverter capacitances 
---------------------------------------------------------------- 
    Input Capacitance: 0.089806 fF 
    Load Capacitance: 0.40306 fF 
    Load Transistor Capacitances: 
        Intrinsic capacitance: 0.040524 fF 
        Gate-Source Parasitic: 0.073682 fF 
        Gate-Drain Parasitic: 0.042967 fF 
        Source-Drain Parasitic: 0.0040212 fF 
    PDN Transistor Capacitances: 
        Intrinsic capacitance: 0.081048 fF 
        Gate-Source Parasitic: 0.15329 fF 
        Gate-Drain Parasitic: 0.089806 fF 
        Source-Drain Parasitic: 0.0075286 fF 
    Total Intrinsic Capacitance: 0.4611 fF 
    Total Parasitic Capacitance: 0.12157 fF 
---------------------------------------------------------------- 
    Circuit Simulation Parameters 
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---------------------------------------------------------------- 
    Simulation Time: 500 ps 
    Number of Iterations: 25 
    Manual Capacitance Input: Off 
    Miller Effect Simplification: Off 
    Supply Voltage: 0.3 V 
    Fan-out: 1 
    Number of Nanowires in Load Transistor: 1 
    Number of Nanowires in PDN Transistor: 2 
---------------------------------------------------------------- 
    Figures of Merit 
---------------------------------------------------------------- 
    Nanowire Mobility: 1503.2088 cm2/Vs 
    Propagation Delay: 4.8566 ps 
    Average Power Dissipation: 3.5868 µW 
    Power Delay Product: 17.4194 aJ 
    Energy Delay Product: 84.599 p(aJs) 
    Output-high: 0.30634 V 
    Output-low: 0.022702 V 
    Noise Margin: 0.069721 V 
    Regenerative: True 
---------------------------------------------------------------- 
                         Report Generated by: 
               TDS – NWFET Modelling Suite 2009 
    Copyright Kristofer Jansson & Martin Berg 2009 
---------------------------------------------------------------- 
         Developed at Lund Institute of Technology 
      Free for non-commercial use and modification 
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13.5 Full capacitance model 
The complete expressions for all the 21 different parasitic capacitances are 
presented below. No simplifications have been made on the geometrics of the 
layout, e.g. the electrode widths 𝑊𝑊𝐷𝐷  and 𝑊𝑊𝐷𝐷, are not held equal. For a general 
description of the parasitic capacitances in the quadratic array, see Figure 10.  
13.5.1 Electrode overlap Capacitances 
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑙𝑙 = 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 �𝑊𝑊𝐺𝐺𝑊𝑊𝐷𝐷−𝜋𝜋(𝑅𝑅+𝑖𝑖𝑙𝑙𝑥𝑥 )2�𝑒𝑒𝐺𝐺𝐷𝐷   
𝐶𝐶𝐺𝐺𝐷𝐷,𝑙𝑙 = 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 �𝑊𝑊𝐺𝐺𝑊𝑊𝐷𝐷−𝜋𝜋(𝑅𝑅+𝑖𝑖𝑙𝑙𝑥𝑥 )2�𝑒𝑒𝐺𝐺𝐷𝐷   
𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑙𝑙 = 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 �𝑊𝑊𝐷𝐷 𝑙𝑙𝑥𝑥−𝜋𝜋(𝑅𝑅+𝑖𝑖𝑙𝑙𝑥𝑥 )2�𝑒𝑒𝐷𝐷𝐷𝐷   
13.5.2 Nanowire-coupled transistors 
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑤𝑤 = 4𝑅𝑅𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 �ln� 𝑙𝑙1𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥
� + 1
𝜋𝜋
ln� 𝑙𝑙2𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��
⎣
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎡𝑙𝑙1 = 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,1 + ��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 �2 + 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,12
𝑙𝑙2 = 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,2 + ��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 + 𝑊𝑊𝐺𝐺2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 �2 + 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,22
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,1 = 𝑒𝑒𝐺𝐺𝐷𝐷e
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 �2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �𝜏𝜏
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,2 = 𝑒𝑒𝐺𝐺𝐷𝐷e
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑙𝑙𝑦𝑦−W G2 �𝜏𝜏 ⎦⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎤
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𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥
� + 1
𝜋𝜋
ln� 𝑏𝑏2𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��
⎣
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎡𝑏𝑏1 = 𝑇𝑇𝐺𝐺𝐷𝐷,𝑤𝑤 ,1 + ��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 �2 + 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,12
𝑏𝑏2 = 𝑇𝑇𝐺𝐺𝐷𝐷,𝑤𝑤 ,2 + ��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 + 𝑊𝑊𝐺𝐺2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 �2 + 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,22
𝑇𝑇𝐺𝐺𝐷𝐷,𝑤𝑤 ,1 = 𝑒𝑒𝐺𝐺𝐷𝐷e
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 �2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �𝜏𝜏
𝑇𝑇𝐺𝐺𝐷𝐷,𝑤𝑤 ,2 = 𝑒𝑒𝐺𝐺𝐷𝐷e
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2 �𝜏𝜏 ⎦⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎤
  
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑦𝑦 = 4𝑅𝑅𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln
⎝
⎜
⎛𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑦𝑦+��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2 �2+𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑦𝑦2
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2
⎠
⎟
⎞
⎣
⎢
⎢
⎢
⎢
⎡
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑦𝑦 = 𝑒𝑒𝐺𝐺𝐷𝐷e
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺−��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2 �2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2 �𝜏𝜏
⎦
⎥
⎥
⎥
⎥
⎤
    
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑥𝑥 = 4𝑅𝑅𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln
⎝
⎜
⎛𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑥𝑥+��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 �2+𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑥𝑥2
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2
⎠
⎟
⎞
⎣
⎢
⎢
⎢
⎢
⎡
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑥𝑥 = 𝑒𝑒𝐺𝐺𝐷𝐷e𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 �
2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �𝜏𝜏
⎦
⎥
⎥
⎥
⎥
⎤
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⎝
⎜
⎛𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑦𝑦+��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2 �2+𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑦𝑦2
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2
⎠
⎟
⎞
⎣
⎢
⎢
⎢
⎢
⎡
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑦𝑦 = 𝑒𝑒𝐺𝐺𝐷𝐷e
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺−��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2 𝑙𝑙𝑦𝑦 �2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑙𝑙𝑦𝑦−𝑊𝑊𝐺𝐺2 �𝜏𝜏
⎦
⎥
⎥
⎥
⎥
⎤
   
𝐶𝐶𝐺𝐺𝐷𝐷,𝑤𝑤 ,𝑥𝑥 = 4𝑅𝑅𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln
⎝
⎜
⎛𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑥𝑥+��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 �2+𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑥𝑥2
𝜀𝜀𝐺𝐺𝐷𝐷
𝜀𝜀𝑙𝑙𝑥𝑥
𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2
⎠
⎟
⎞
⎣
⎢
⎢
⎢
⎢
⎡
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑤𝑤 ,𝑥𝑥 = 𝑒𝑒𝐺𝐺𝐷𝐷e𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 −��𝜀𝜀𝐺𝐺𝐷𝐷𝜀𝜀𝑙𝑙𝑥𝑥 𝑖𝑖𝑙𝑙𝑥𝑥 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 �
2+𝑒𝑒𝐺𝐺𝐷𝐷2
�
𝑊𝑊𝐺𝐺2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �𝜏𝜏
⎦
⎥
⎥
⎥
⎥
⎤
   
13.5.3 Electrode fringe capacitances 
𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑓𝑓 = 2(𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺 )𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln �1 + 𝐻𝐻𝐷𝐷+𝐻𝐻𝐷𝐷𝑒𝑒𝐷𝐷𝐷𝐷 �  . 
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑓𝑓 = 4𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 �𝑊𝑊𝐷𝐷 ln � 𝑝𝑝1𝑒𝑒𝐺𝐺𝐷𝐷 � + 𝑊𝑊𝐺𝐺 ln � 𝑝𝑝2𝑒𝑒𝐺𝐺𝐷𝐷 ��
⎣
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎡𝑝𝑝𝑧𝑧 = 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,𝑧𝑧 + �𝑒𝑒𝐺𝐺𝐷𝐷2 + 𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑧𝑧2
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,1 = 𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 e𝐿𝐿𝐺𝐺+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 �2𝐿𝐿𝐺𝐺𝜏𝜏
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,2 = 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 e𝐻𝐻𝐷𝐷+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 �
2
𝐻𝐻𝐷𝐷𝜏𝜏 ⎦
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎤   
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⎣
⎢
⎢
⎢
⎢
⎢
⎢
⎢
⎡𝑒𝑒𝑧𝑧 = 𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑧𝑧 + �𝑒𝑒𝐺𝐺𝐷𝐷2 + 𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑧𝑧2
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,1 = 𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 e𝐿𝐿𝐺𝐺+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 �2𝐿𝐿𝐺𝐺𝜏𝜏
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,2 = 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 e𝐻𝐻𝐷𝐷+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 �
2
𝐻𝐻𝐷𝐷𝜏𝜏 ⎦
⎥
⎥
⎥
⎥
⎥
⎥
⎥
⎤   
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,𝑥𝑥 = 4𝑊𝑊𝐷𝐷𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln� 𝑒𝑒𝑒𝑒𝐺𝐺𝐷𝐷 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 � if 𝑒𝑒𝐺𝐺𝐷𝐷 > 𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2
⎣
⎢
⎢
⎢
⎢
⎡𝑒𝑒 =  𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 +  𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑥𝑥 + �𝑒𝑒𝐺𝐺𝐷𝐷2 + 𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑥𝑥2 + (𝑙𝑙𝑥𝑥 −𝑊𝑊𝐺𝐺)𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑥𝑥
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,𝑥𝑥 = �𝑙𝑙𝑥𝑥2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 � e𝐿𝐿𝐺𝐺+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑥𝑥2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �2+�𝑙𝑙𝑥𝑥2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺�𝐿𝐿𝐺𝐺𝜏𝜏 ⎦⎥⎥
⎥
⎥
⎤   
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,𝑦𝑦 = 4𝑊𝑊𝐺𝐺𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln� ℎ𝑒𝑒𝐺𝐺𝐷𝐷 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 � if 𝑒𝑒𝐺𝐺𝐷𝐷 > 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2
⎣
⎢
⎢
⎢
⎡ℎ = 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 +  𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,𝑦𝑦 + �𝑒𝑒𝐺𝐺𝐷𝐷2 + 𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑦𝑦2 + �𝑙𝑙𝑦𝑦 −𝑊𝑊𝐷𝐷�𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑦𝑦
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,𝑦𝑦 = �𝑙𝑙𝑦𝑦2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 � e𝐻𝐻𝐷𝐷+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑦𝑦2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �
2+�𝑙𝑙𝑦𝑦2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷�
𝐻𝐻𝐷𝐷𝜏𝜏 ⎦
⎥
⎥
⎥
⎤   
𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑥𝑥 = 4𝑊𝑊𝐷𝐷𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln� 𝑓𝑓𝑒𝑒𝐺𝐺𝐷𝐷 +𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 � if 𝑒𝑒𝐺𝐺𝐷𝐷 > 𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2
⎣
⎢
⎢
⎢
⎢
⎡𝑓𝑓 = 𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2 +  𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑥𝑥 + �𝑒𝑒𝐺𝐺𝐷𝐷2 + 𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓 ,𝑥𝑥2 + (𝑙𝑙𝑥𝑥 −𝑊𝑊𝐺𝐺)𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑥𝑥
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑥𝑥 = �𝑙𝑙𝑥𝑥2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 � e𝐿𝐿𝐺𝐺+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑥𝑥2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �2+�𝑙𝑙𝑥𝑥2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺�𝐿𝐿𝐺𝐺𝜏𝜏 ⎦⎥⎥
⎥
⎥
⎤   
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𝐶𝐶𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑦𝑦 = 4𝑊𝑊𝐺𝐺𝜋𝜋 𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷 ln� 𝑗𝑗𝑒𝑒𝐺𝐺𝐷𝐷 +𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 � if 𝑒𝑒𝐺𝐺𝐷𝐷 > 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2
⎣
⎢
⎢
⎢
⎢
⎡𝑗𝑗 = 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2 +  𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑦𝑦 + �𝑒𝑒𝐺𝐺𝐷𝐷2 + 𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑦𝑦2 + �𝑙𝑙𝑦𝑦 −𝑊𝑊𝐷𝐷�𝑇𝑇𝐺𝐺𝐷𝐷,𝑓𝑓 ,𝑦𝑦
𝑇𝑇𝐺𝐺𝐷𝐷 ,𝑓𝑓𝑓𝑓𝑓𝑓 ,𝑦𝑦 = �𝑙𝑙𝑦𝑦2 − 𝑅𝑅 − 𝑖𝑖𝑙𝑙𝑥𝑥 � e𝐻𝐻𝐷𝐷+𝑒𝑒𝐺𝐺𝐷𝐷 −�𝑒𝑒𝐺𝐺𝐷𝐷2 +�𝑙𝑙𝑦𝑦2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 �
2+�𝑙𝑙𝑦𝑦2 −𝑅𝑅−𝑖𝑖𝑙𝑙𝑥𝑥 ��𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷�
𝐻𝐻𝐷𝐷𝜏𝜏 ⎦
⎥
⎥
⎥
⎥
⎤   
13.5.4 Array edge capacitances 
𝐶𝐶𝐷𝐷𝐷𝐷 ,𝑒𝑒,𝑦𝑦 = 𝑊𝑊𝐷𝐷+𝑊𝑊𝐷𝐷2𝜋𝜋 𝜀𝜀𝐺𝐺𝐷𝐷 ln �1 + 𝐻𝐻𝐷𝐷+𝐻𝐻𝐷𝐷𝑒𝑒𝐷𝐷𝐷𝐷 �   
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑒𝑒 ,𝑥𝑥 = 𝑊𝑊𝐷𝐷𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷𝜋𝜋 𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷
𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺
𝛼𝛼𝐺𝐺𝐷𝐷 ,𝑒𝑒 ,𝑥𝑥+(𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷 )�ln�1+𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷𝑒𝑒𝐺𝐺𝐷𝐷 �+𝑒𝑒−𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺6𝑒𝑒𝐺𝐺𝐷𝐷 −13�−1
�𝛼𝛼𝐺𝐺𝐷𝐷,𝑒𝑒 ,𝑥𝑥 = 𝑒𝑒− 𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2𝑒𝑒𝐺𝐺𝐷𝐷 +𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷 �   
𝐶𝐶𝐺𝐺𝐷𝐷 ,𝑒𝑒 ,𝑦𝑦 = 𝑊𝑊𝐷𝐷𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷𝜋𝜋 𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷
𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷
𝛼𝛼𝐺𝐺𝐷𝐷 ,𝑒𝑒 ,𝑦𝑦+(𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷 )�ln�1+𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷𝑒𝑒𝐺𝐺𝐷𝐷 �+𝑒𝑒−𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷6𝑒𝑒𝐺𝐺𝐷𝐷 −13�−1
�𝛼𝛼𝐺𝐺𝐷𝐷,𝑒𝑒 ,𝑦𝑦 = 𝑒𝑒− 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2𝑒𝑒𝐺𝐺𝐷𝐷 +𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷 �   
𝐶𝐶𝐺𝐺𝐷𝐷,𝑒𝑒 ,𝑥𝑥 = 𝑊𝑊𝐷𝐷𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷𝜋𝜋 𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷
𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺
𝛼𝛼𝐺𝐺𝐷𝐷 ,𝑒𝑒 ,𝑥𝑥+(𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷 )�ln�1+𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷𝑒𝑒𝐺𝐺𝐷𝐷 �+𝑒𝑒−𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺6𝑒𝑒𝐺𝐺𝐷𝐷 −13�−1
�𝛼𝛼𝐺𝐺𝐷𝐷,𝑒𝑒 ,𝑥𝑥 = 𝑒𝑒− 𝑙𝑙𝑥𝑥−𝑊𝑊𝐺𝐺2𝑒𝑒𝐺𝐺𝐷𝐷 +𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷 �   
𝐶𝐶𝐺𝐺𝐷𝐷,𝑒𝑒 ,𝑦𝑦 = 𝑊𝑊𝐷𝐷𝜀𝜀0𝜀𝜀𝐺𝐺𝐷𝐷𝜋𝜋 𝐿𝐿𝐺𝐺 + 𝐻𝐻𝐷𝐷𝑙𝑙𝑦𝑦 −𝑊𝑊𝐷𝐷
𝛼𝛼𝐺𝐺𝐷𝐷,𝑒𝑒 ,𝑦𝑦 + (𝐿𝐿𝐺𝐺 + 𝐻𝐻𝐷𝐷)�ln �1 + 𝐿𝐿𝐺𝐺 + 𝐻𝐻𝐷𝐷𝑒𝑒𝐺𝐺𝐷𝐷 � + 𝑒𝑒−𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷6𝑒𝑒𝐺𝐺𝐷𝐷 −13�−1
�𝛼𝛼𝐺𝐺𝐷𝐷 ,𝑒𝑒 ,𝑦𝑦 = 𝑒𝑒− 𝑙𝑙𝑦𝑦−𝑊𝑊𝐷𝐷2𝑒𝑒𝐺𝐺𝐷𝐷 +𝐿𝐿𝐺𝐺+𝐻𝐻𝐷𝐷 �  
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13.6 Output-low solution 
The two possible solutions of the output-low voltage for the inverter are 
presented below. Firstly, the pull-down transistor is in the linear region and 
secondly, the pull-down transistor is in saturation region for a saturated load 
transistor. The solution is written on the general form, for a solution to a 
second grade equation. 
𝑉𝑉𝑂𝑂𝐿𝐿 = −𝑏𝑏2 −�𝑏𝑏24 − 𝑝𝑝
�
𝑏𝑏𝐿𝐿𝐷𝐷 = 2𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇 (𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑇𝑇) −𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷𝜎𝜎𝐷𝐷(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑂𝑂𝐿𝐿 ,𝑉𝑉𝐷𝐷𝐷𝐷) ∙ 𝑅𝑅𝑝𝑝𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁
𝑝𝑝𝐿𝐿𝐷𝐷 = 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷𝜎𝜎𝐷𝐷(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑂𝑂𝐿𝐿 ,𝑉𝑉𝐷𝐷𝐷𝐷) ∙ 2�1+𝑅𝑅𝑝𝑝𝑘𝑘𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑇𝑇)�𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 𝑘𝑘 �
�
𝑏𝑏𝐷𝐷𝐷𝐷 = (𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 −𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 )𝑅𝑅𝑝𝑝𝑘𝑘𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑇𝑇 )𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑂𝑂𝐿𝐿 )2𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑇𝑇)−2𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑂𝑂𝐿𝐿 ) − 𝑉𝑉𝐷𝐷𝐷𝐷
𝑝𝑝𝐷𝐷𝐷𝐷 = 𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷 𝑅𝑅𝑝𝑝𝑘𝑘𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑇𝑇 )𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑂𝑂𝐿𝐿 )2𝑁𝑁𝑃𝑃𝐷𝐷𝑁𝑁 𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑇𝑇)−2𝑁𝑁𝑙𝑙𝑙𝑙𝑙𝑙𝑒𝑒 𝑉𝑉𝐷𝐷𝐷𝐷𝐴𝐴𝑇𝑇2 (𝑉𝑉𝐷𝐷𝐷𝐷 −𝑉𝑉𝑂𝑂𝐿𝐿 ) �
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